A 12-Bit 100-MS/s Pipelined-SAR ADC With PVT-Insensitive and Gain-Folding Dynamic Amplifier

This paper presents a process, voltage, and temperature (PVT)-insensitive dynamic amplifier (DA) with gain enhancement for a pipelined successive approximation register (SAR) analog-to-digital converter (ADC). The gain shift due to temperature and process variation is attenuated through the counteraction of input transconductance and delay-based integration time. Furthermore, based on charge conservation, a gain-folding technique is proposed to improve the gain limit of conventional DA, tripling the gain amplitude. The proposed DA is incorporated in a design of a 12-bit 100 MS/s SAR ADC. In 65 nm CMOS process, at 100 MS/s, the prototype ADC achieves an SNDR (signal-to-noise plus distortion ratio) of 65.7 dB and a Walden FoM of 12.06 fJ/conversion-step for a near-Nyquist input. The power dissipation is less than 1.9 mW. No more than 1.65 dB SNDR variations are obtained for supply voltage varying from 1.15 to 1.25 V and temperature varying from −20 °C to 125 °C with various process corners, respectively.

[1]  Gil-Cho Ahn,et al.  A 12.1 fJ/Conv.-Step 12b 140 MS/s 28-nm CMOS Pipelined SAR ADC Based on Energy-Efficient Switching and Shared Ring Amplifier , 2019, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Han Yan,et al.  A 1.5 mW 68 dB SNDR 80 Ms/s 2 $\times$ Interleaved Pipelined SAR ADC in 28 nm CMOS , 2014, IEEE Journal of Solid-State Circuits.

[3]  Xuqiang Zheng,et al.  A 14-bit 250 MS/s IF Sampling Pipelined ADC in 180 nm CMOS Process , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  F. Ayazi,et al.  Process and temperature compensation in a 7-MHz CMOS clock oscillator , 2006, IEEE Journal of Solid-State Circuits.

[5]  Edgar Sánchez-Sinencio,et al.  A 0.8–1.2 V 10–50 MS/s 13-bit Subranging Pipelined-SAR ADC Using a Temperature-Insensitive Time-Based Amplifier , 2017, IEEE Journal of Solid-State Circuits.

[6]  Zhangming Zhu,et al.  A 1.2-V 2.41-GHz Three-Stage CMOS OTA With Efficient Frequency Compensation Technique , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Zhangming Zhu,et al.  A 12-Bit 10 MS/s SAR ADC With High Linearity and Energy-Efficient Switching , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Jan Craninckx,et al.  A 1.7 mW 11b 250 MS/s 2-Times Interleaved Fully Dynamic Pipelined SAR ADC in 40 nm Digital CMOS , 2012, IEEE Journal of Solid-State Circuits.

[9]  Tai-Cheng Lee,et al.  A 12-bit 210-MS/s 2-Times Interleaved Pipelined-SAR ADC With a Passive Residue Transfer Technique , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Yun Chiu,et al.  A Non-Interleaved 12-b 330-MS/s Pipelined-SAR ADC With PVT-Stabilized Dynamic Amplifier Achieving Sub-1-dB SNDR Variation , 2017, IEEE Journal of Solid-State Circuits.

[11]  Y. Amemiya,et al.  A 300 nW, 15 ppm/$^{\circ}$C, 20 ppm/V CMOS Voltage Reference Circuit Consisting of Subthreshold MOSFETs , 2009, IEEE Journal of Solid-State Circuits.

[12]  I. Galton,et al.  A digitally enhanced 1.8-V 15-bit 40-MSample/s CMOS pipelined ADC , 2004, IEEE Journal of Solid-State Circuits.

[13]  Chih-Cheng Hsieh,et al.  A 12-bit 150-MS/s Sub-Radix-3 SAR ADC With Switching Miller Capacitance Reduction , 2018, IEEE Journal of Solid-State Circuits.

[14]  Hae-Seung Lee,et al.  Noise Analysis for Comparator-Based Circuits , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Chi-Hang Chan,et al.  A 0.19 mm2 10 b 2.3 GS/s 12-Way Time-Interleaved Pipelined-SAR ADC in 65-nm CMOS , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  Sai-Weng Sin,et al.  A 12b 180MS/s 0.068mm2 With Full-Calibration-Integrated Pipelined-SAR ADC , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  Jan Craninckx,et al.  A complementary dynamic residue amplifier for a 67 dB SNDR 1.36 mW 170 MS/s pipelined SAR ADC , 2014, ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC).

[18]  Kong-Pang Pun,et al.  Optimizing the Stage Resolution in Pipelined SAR ADCs for High-Speed High-Resolution Applications , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[19]  Rui Paulo Martins,et al.  An 11b 450 MS/s Three-Way Time-Interleaved Subranging Pipelined-SAR ADC in 65 nm CMOS , 2016, IEEE Journal of Solid-State Circuits.