On the Consequences of Un-Modeled Dynamics to the Optimality of Schedules in Clustered Photolithography Tools

Clustered photography tools (CPTs) are very complex and can substantially influence the throughput of wafer fabrication facilities. Therefore, efficient lot scheduling for CPTs can directly improve fab performance. In this paper, we develop mixed integer linear programs for linear, affine, exit recursion, and flow line models of CPTs to optimize schedules with respect to mean cycle time, makespan, and tardiness. We simulate a true CPT using a flow line and solve the MILPs for other above mentioned, reduced models. Schedules from reduced models are then input into the flow line optimization model in order to evaluate the loss. Using numerical experiments, we show that exit recursion models outperform other models. Under time limits, exit recursion models exhibit at least 6% better performance than flow lines for large problems on cycle time.

[1]  James R. Morrison,et al.  Controlled Wafer Release in Clustered Photolithography Tools: Flexible Flow Line Job Release Scheduling and an LMOLP Heuristic , 2015, IEEE Transactions on Automation Science and Engineering.

[2]  Lawrence M. Wein,et al.  Scheduling semiconductor wafer fabrication , 1988 .

[3]  José A. Ramírez-Hernández,et al.  A simulation-based Approximate Dynamic Programming approach for the control of the Intel Mini-Fab benchmark model , 2009, Proceedings of the 2009 Winter Simulation Conference (WSC).

[4]  Martin A. Riedmiller,et al.  A Neural Reinforcement Learning Approach to Learn Local Dispatching Policies in Production Scheduling , 1999, IJCAI.

[5]  Jung Yeon Park,et al.  Exit Recursion Models of Clustered Photolithography Tools for Fab Level Simulation , 2017, IEEE Transactions on Semiconductor Manufacturing.

[6]  C. Heavey,et al.  Impact of Recipe Restrictions on Photolithography Toolsets in an ASIC Fabrication Environment , 2013, IEEE Transactions on Semiconductor Manufacturing.

[7]  Muh-Cherng Wu,et al.  Scheduling of multiple in-line steppers for semiconductor wafer fabs , 2014, Int. J. Syst. Sci..

[8]  You Jin Park,et al.  Minimization of Total Processing Time in Semiconductor Photolithography Process , 2013 .

[9]  Muh-Cherng Wu,et al.  Scheduling semiconductor in-line steppers in new product/process introduction scenarios , 2010 .

[10]  Stéphane Dauzère-Pérès,et al.  On the importance of optimizing in scheduling: The photolithography workstation , 2014, Proceedings of the Winter Simulation Conference 2014.

[11]  James R. Morrison,et al.  Performance evaluation of photolithography cluster tools , 2007, OR Spectr..

[12]  Jung Yeon Park,et al.  Models of Clustered Photolithography Tools for Fab-Level Simulation: From Affine to Flow Line , 2017, IEEE Transactions on Semiconductor Manufacturing.

[13]  Scott J. Mason,et al.  Parallel machine scheduling subject to auxiliary resource constraints , 2007 .