The Study of the Cycle Time Improvement by Work‐In‐Process Statistical Process Control Method for IC Foundry Manufacturing

The definition of cycle time is the time from the wafer start to the wafer output. It usually takes one or two months to get the product since customer decides to produce it. The cycle time is a critical factor for customer satisfaction because it represents the response time to the market. Long cycle time reflects the ineffective investment for the capital. The cycle time is very important for foundry because long cycle time will cause customer unsatisfied and the order loss. Consequently, all of the foundries put lots of human source in the cycle time improvement. Usually, we make decisions based on the experience in the cycle time management. We have no mechanism or theory for cycle time management. We do work‐in‐process (WIP) management based on turn rate and standard WIP (STD WIP) set by experiences. But the experience didn’t mean the optimal solution, when the situation changed, the cycle time or the standard WIP will also be changed. The experience will not always be applicable. If we only have the experience and no mechanism, management will not be work out. After interview several foundry fab managers, all of the fab can’t reflect the situation. That is, all of them will have an impact period after product mix or utilization varied. In this study, we want to develop a formula for standard WIP and use statistical process control (SPC) concept to set WIP upper/lower limit level. When WIP exceed the limit level, it will trigger action plans to compensate WIP Profile. If WIP Profile balances, we don’t need too much WIP. So WIP level could be reduced and cycle time also could be reduced.

[1]  D.A. Hodges,et al.  Benchmarking Semiconductor Manufacturing , 1997, 27th European Solid-State Device Research Conference.

[2]  S.X.C. Lou,et al.  A robust production control policy for VLSI wafer fabrication , 1989 .

[3]  M. E. Levitt,et al.  Just-in-time methods for semiconductor manufacturing , 1990, IEEE/SEMI Conference on Advanced Semiconductor Manufacturing Workshop.

[4]  David J. Miller,et al.  Simulation of a semiconductor manufacturing line , 1990, CACM.

[5]  Mauricio G. C. Resende,et al.  Closed-loop job release control for VLSI circuit manufacturing , 1988 .

[6]  Rebecca Henderson,et al.  Workload regulating wafer release in a GaAs fab facility , 1990, IEEE/SEMI International Symposium on Semiconductor Manufacturing Science.

[7]  R. C. Leachman,et al.  A production planning methodology for semiconductor manufacturing based on iterative simulation and linear programming calculations , 1996 .

[8]  Reha Uzsoy,et al.  A review of production planning and scheduling models in the semiconductor industry , 1994 .

[9]  David L. Woodruff,et al.  CONWIP: a pull alternative to kanban , 1990 .

[10]  Reha Uzsoy,et al.  A REVIEW OF PRODUCTION PLANNING AND SCHEDULING MODELS IN THE SEMICONDUCTOR INDUSTRY PART I: SYSTEM CHARACTERISTICS, PERFORMANCE EVALUATION AND PRODUCTION PLANNING , 1992 .

[11]  Eli Schragenheim,et al.  Necessary but Not Sufficient , 2000 .

[12]  Lawrence M. Wein,et al.  Scheduling semiconductor wafer fabrication , 1988 .

[13]  Mauricio G. C. Resende,et al.  A scheduling rule for job release in semiconductor fabrication , 1988 .

[14]  R. Uzsoy,et al.  Cycle-time improvements for photolithography process in semiconductor manufacturing , 2001 .

[15]  Eliyahu M. Goldratt,et al.  What is this thing called theory of constraints and how should it be implemented , 1990 .

[16]  Eliyahu M. Goldratt,et al.  THE NORTH RIVER PRESS , 2006 .