6T SRAM Cell: Design And Analysis
暂无分享,去创建一个
[1] Manoj Sachdev,et al. CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies: Process-Aware SRAM Design and Test , 2008 .
[2] E. Seevinck,et al. Static-noise margin analysis of MOS SRAM cells , 1987 .
[3] Hiroyuki Yamauchi. A Discussion on SRAM Circuit Design Trend in Deeper Nanometer-Scale Technologies , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[4] Ching-Te Chuang,et al. High-performance SRAM in nanoscale CMOS: Design challenges and techniques , 2007, 2007 IEEE International Workshop on Memory Technology, Design and Testing.
[5] Ajay Kumar Dadoria,et al. Comparative Analysis Of Variable N-T Sram Cells , 2013 .
[6] Hamid Barati,et al. Delay and Energy Consumption Analysis of Conventional SRAM , 2008 .
[7] Sapna Singh,et al. Performance Evaluation of Different SRAM Cell Structures at Different Technologies , 2012, VLSIC 2012.
[8] Jan M. Rabaey,et al. Digital Integrated Circuits: A Design Perspective , 1995 .