A CMOS image sensor is presented which uses a feedback loop to keep the reverse bias voltage of the photo diode on a constant value in order to reduce the dark current. In order to preserve pixel cell area the amplifier required in the feedback loop is located partly in the pixel cell and partly in the readout circuit. The sensor has an on-chip calibration facility, the resulting fixed pattern noise is less than 0.02%. When operated in voltage mode it has a logarithmic response, but it can also be operated in current mode where it shows linear behavior. The proposed pixel cell has been implemented in a 0.6 /spl mu/m CMOS technology. With its size of (15 /spl times/ 15)/spl mu/m/sup 2/ it is only slightly larger than a standard integrating pixel cell with approximately the same photosensitivity while having approximately the same power dissipation. The fill factor is about 27%. The pixel cell is suited for video rate operation (50 fps) in image sensor arrays with moderate resolution.
[1]
Abbas El Gamal,et al.
Active pixel sensors fabricated in a standard 0.18-μm CMOS technology
,
2001,
IS&T/SPIE Electronic Imaging.
[2]
S. Kavadias,et al.
A logarithmic response CMOS image sensor with on-chip calibration
,
2000,
IEEE Journal of Solid-State Circuits.
[3]
Hon-Sum Philip Wong,et al.
Technology and device scaling considerations for CMOS imagers
,
1996
.
[4]
Chih-Cheng Hsieh,et al.
Focal-plane-arrays and CMOS readout techniques of infrared imaging systems
,
1997,
IEEE Trans. Circuits Syst. Video Technol..
[5]
Aleksandra Pavasović,et al.
Characterization of subthreshold MOS mismatch in transistors for VLSI systems
,
1994
.