Reconfigurable Cube-Connected Cycles Architectures
暂无分享,去创建一个
[1] Harold S. Stone,et al. Parallel Processing with the Perfect Shuffle , 1971, IEEE Transactions on Computers.
[2] G. S. Rao,et al. 6th annual symposium on computer architecture , 1979 .
[3] Israel Koren. A reconfigurable and fault-tolerant VLSI multiprocessor array , 1981, ISCA '81.
[4] Franco P. Preparata,et al. The cube-connected-cycles: A versatile network for parallel computation , 1979, 20th Annual Symposium on Foundations of Computer Science (sfcs 1979).
[5] Lawrence Snyder,et al. Introduction to the configurable, highly parallel computer , 1982, Computer.
[6] F. Thomas Leighton,et al. Complexity Issues in VLSI , 1983 .
[7] C.H. Stapper,et al. Integrated circuit yield statistics , 1983, Proceedings of the IEEE.
[8] Arnold L. Rosenberg,et al. The Diogenes Approach to Testable Fault-Tolerant Arrays of Processors , 1983, IEEE Transactions on Computers.
[9] Milos D. Ercegovac,et al. Fault Tolerance in Binary Tree Architectures , 1984, IEEE Transactions on Computers.
[10] Abbas El Gamal,et al. Configuration of VLSI Arrays in the Presence of Defects , 1984, JACM.
[11] Mikhail J. Atallah,et al. A Generalized Dictionary Machine for VLSI , 1985, IEEE Transactions on Computers.
[12] Mariagiovanna Sami,et al. Reconfigurable architectures for VLSI processing arrays , 1983, Proceedings of the IEEE.
[13] Sy-yen Kuo,et al. Efficient Spare Allocation for Reconfigurable Arrays , 1987, IEEE Design & Test of Computers.
[14] W. Kent Fuchs,et al. Reconfigurable Tree Architectures Using Subtree Oriented Fault Tolerance , 1987, IEEE Transactions on Computers.
[15] Prithviraj Banerjee. The Cubical Ring Connected Cycles: A Fault-Tolerant Parallel Computation Network , 1988, IEEE Trans. Computers.
[16] W. Kent Fuchs,et al. Spare allocation and reconfiguration in large area VLSI , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..
[17] Israel Koren,et al. Yield enhancement designs for WSI cube connected cycles , 1989, [1989] Proceedings International Conference on Wafer Scale Integration.