Simulated‐annealing‐based optimization of coefficient and data word‐lengths in digital filters

The accurate characterization of worst-case limit-cycle behaviour and other finite word-length effects in digital filters constitutes a challenging and important optimization application. Indeed, for a chip implementation this can lead to a significant reduction in the signal word-length and hence to considerable savings in terms of the final chip area. This paper describes a new and accurate method for this investigation which is based on a simulated annealing procedure with a general scope. Novel methods for dynamically and efficiently updating the essential parameters of the annealing schedule keep the required CPU times reasonable. The quality of the results obtained with our optimization routine and the general applicability of our approach are further substantiated with some promising results for the quantization of coefficients in arbitrary digital filters.

[1]  S. Parker,et al.  Limit-cycle oscillations in digital filters , 1971 .

[2]  P. Six,et al.  Cathedral-II: A Silicon Compiler for Digital Signal Processing , 1986, IEEE Design & Test of Computers.

[3]  James H. Strickland,et al.  Maximum amplitude zero-input limit cycles in digital filters , 1984 .

[4]  B. De Loore,et al.  Application specific integrated filters for HIFI digital audio signal processing , 1986, ICASSP.

[5]  T. Trick,et al.  An absolute bound on limit cycles due to roundoff errors in digital filters , 1973 .

[6]  Joos Vandewalle,et al.  General bounds on parasitic oscillations in arbitrary digital filters and their application in CAD , 1984 .

[7]  Ehl Emile Aarts,et al.  Statistical cooling : a general approach to combinatorial optimization problems , 1985 .

[8]  Hugo De Man,et al.  Customized architectural methodologies for high-speed image and video processing , 1988, ICASSP-88., International Conference on Acoustics, Speech, and Signal Processing.

[9]  David C. Munson,et al.  FINITE WORD LENGTH FIR DIGITAL FILTER DESIGN USING SIMULATED ANNEALING. , 1986 .

[10]  H. De Man,et al.  Automated synthesis of a high speed Cordic algorithm with the Cathedral-III compilation system , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[11]  I. Sandberg,et al.  A bound on limit cycles in fixed-point implementations of digital filters , 1972 .

[12]  Hugo De Man,et al.  Efficient and accurate multiparameter analysis of linear digital filters using a multivariable feedback representation , 1984 .

[13]  Joos Vandewalle,et al.  DIGEST: a digital filter evaluation and simulation tool for MOS VLSI filter implementations , 1984 .

[14]  V. B. Lawrence,et al.  A new and interesting class of limit cycles in recursive digital filters , 1979, The Bell System Technical Journal.

[15]  S. Parker,et al.  Computation of bounds for digital filter quantization errors , 1973 .

[16]  Alfred Fettweis,et al.  Suppression of parasitic oscillations in wave digital filters , 1975 .

[17]  R. Kieburtz,et al.  An Experimental Study of Roundoff Effects in a Tenth-Order Recursive Digital Filter , 1973, IEEE Trans. Commun..

[18]  Hugo De Man,et al.  SAMURAI: A general and efficient simulated-annealing schedule with fully adaptive annealing parameters , 1988, Integr..

[19]  Elise de Doncker,et al.  D01 Chapter-Numerical Algorithms Group, in samenwerking met de andere D01-contributors. 1) NAG Fortran Mini Manual, Mark 8, D01 18p., , 1981 .

[20]  Joos Vandewalle,et al.  A CAD environment for the thorough analysis, simulation and characterization of VLSI implementable DSP systems , 1986 .

[21]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.