A socket interface for GALS using locally dynamic voltage scaling for rate-adaptive energy saving

A low-power amendment to the globally-asynchronous, locally-synchronous paradigm (GALS) is presented A proposed socket interface provides locally dynamic voltage scaling (LDVS) adapted to the actual processing rate requirements for each module. Local clock generation by ring oscillators tracks the local device speed at the local supply voltage. Asynchronous I/O handshakes provide the elasticity required to permit the substantial intra-die delay variations present in low voltage, deep sub-micron digital designs to give high yield. By the proposed socket interface, synchronous design methodology can be continued at module level including use of industry standard HDL-based synthesis tools, while module reuse and system design,can be substantially simplified.

[1]  Johnny Öberg,et al.  Lowering power consumption in clock by using globally asynchronous locally synchronous design style , 1999, DAC '99.

[2]  Anantha P. Chandrakasan,et al.  Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.

[3]  David Renshaw,et al.  European Solid-State Circuits Conference (ESSCIRC) , 1987 .

[4]  Anantha Chandrakasan,et al.  Embedded power supply for low-power DSP , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Wolfgang Fichtner,et al.  Practical design of globally-asynchronous locally-synchronous systems , 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586).

[6]  Doris Schmitt-Landsiedel,et al.  The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits , 1996, ISLPED '96.

[7]  Thomas D. Burd,et al.  Design issues for Dynamic Voltage Scaling , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[8]  Lynn Conway,et al.  Introduction to VLSI systems , 1978 .

[9]  Chris J. Myers,et al.  Interfacing synchronous and asynchronous modules within a high-speed pipeline , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Tadahiro Kuroda,et al.  Variable supply-voltage scheme for low-power high-speed CMOS digital design , 1998, IEEE J. Solid State Circuits.

[11]  Chenming Hu.  Low-voltage CMOS device scaling , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[12]  Christer Svensson,et al.  Trading speed for low power by choice of supply and threshold voltages , 1993 .

[13]  Chenming Hu,et al.  Performance and V/sub dd/ scaling in deep submicrometer CMOS , 1998 .

[14]  E.A. Vittoz.  LSI in Watches , 1976, ESSCIRC 76: 2nd European Solid State Circuits Conference.

[15]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[16]  Peter Y. K. Cheung,et al.  Asynchronous wrapper for heterogeneous systems , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[17]  J. S. Yuan,et al.  Low power operation using self-timed circuits and ultra-low supply voltage , 2002, The 14th International Conference on Microelectronics,.

[18]  Michel Declercq,et al.  A high-efficiency CMOS voltage doubler , 1998, IEEE J. Solid State Circuits.

[19]  E.J. Aas,et al.  Validation of an accurate and simple delay model and its application to voltage scaling , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[20]  Kenneth Y. Yun,et al.  Pausible clocking-based heterogeneous systems , 1999, IEEE Trans. Very Large Scale Integr. Syst..