Soft error rate estimation of digital circuits in the presence of Multiple Event Transients (METs)

In this paper, we present a very fast and accurate technique to estimate the soft error rate of digital circuits in the presence of Multiple Event Transients (METs). In the proposed technique, called Multiple Event Probability Propagation (MEPP), a four-value logic and probability set are used to accurately propagate the effects of multiple erroneous values (transients) due to METs to the outputs and obtain soft error rate. MEPP considers a unified treatment of all three masking mechanisms i.e., logical, electrical, and timing, while propagating the transient glitches. Experimental results through comparisons with statistical fault injection confirm accuracy (only 2.5% difference) and speed-up (10,000X faster) of MEPP.

[1]  Bin Zhang,et al.  FASER: fast analysis of soft error susceptibility for cell-based designs , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[2]  Narayanan Vijaykrishnan,et al.  SEAT-LA: a soft error analysis tool for combinational logic , 2006, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06).

[3]  D. Falguere,et al.  A Statistical Method to Extract MBU Without Scrambling Information , 2007, IEEE Transactions on Nuclear Science.

[4]  Pedro Reviriego,et al.  Study of the effects of MBUs on the reliability of a 150 nm SRAM device , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[5]  David Blaauw,et al.  Computing the Soft Error Rate of a Combinational Logic Circuit Using Parameterized Descriptors , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Mahdi Fazeli,et al.  A fast and accurate multi-cycle soft error rate estimation approach to resilient embedded systems design , 2010, 2010 IEEE/IFIP International Conference on Dependable Systems & Networks (DSN).

[7]  N. Ghoniem,et al.  The Size Effect of Ion Charge Tracks on Single Event Multiple-Bit Upset , 1987, IEEE Transactions on Nuclear Science.

[8]  P. Reviriego,et al.  Reliability Analysis of Memories Suffering Multiple Bit Upsets , 2007, IEEE Transactions on Device and Materials Reliability.

[9]  N. Seifert,et al.  Timing vulnerability factors of sequentials , 2004, IEEE Transactions on Device and Materials Reliability.

[10]  Kartik Mohanram,et al.  Cost-effective radiation hardening technique for combinational logic , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[11]  Cecilia Metra,et al.  Multiple transient faults in logic: an issue for next generation ICs? , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[12]  Diana Marculescu,et al.  A systematic approach to modeling and analysis of transient faults in logic circuits , 2009, 2009 10th International Symposium on Quality Electronic Design.

[13]  Diana Marculescu,et al.  Circuit Reliability Analysis Using Symbolic Techniques , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Sofia Cassel,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 2012 .

[15]  H. Asadi,et al.  Soft Error Derating Computation in Sequential Circuits , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[16]  Lorena Anghel,et al.  Multiple Event Transient Induced by Nuclear Reactions in CMOS Logic Cells , 2007, 13th IEEE International On-Line Testing Symposium (IOLTS 2007).

[17]  M. Calvet,et al.  Simulation of nucleon-induced nuclear reactions in a simplified SRAM structure: scaling effects on SEU and MBU cross sections , 2001 .

[18]  R. Harboe-Sorensen,et al.  Multiple-Bit Upset Analysis in 90 nm SRAMs: Heavy Ions Testing and 3D Simulations , 2007, IEEE Transactions on Nuclear Science.