Efficient Multicast Support in Buffered Crossbars using Networks on Chip

The Internet growth coupled with the variety of its services is creating an increasing need for multicast traffic support by backbone routers and packet switches. Recently, buffered crossbar (CICQ) switches have shown high potential in efficiently handling multicast traffic. However, they were unable to deliver optimal performance despite their expensive and complex crossbar fabric. This paper proposes an enhanced CICQ switching architecture suitable for multicast traffic. Instead of a dedicated internal crosspoint buffer for every input-output pair of ports, the crossbar is designed as a multi-hop Network on Chip (NoC). Designing the crossbar as a NoC offers several advantages such as low latency, internal fabric load balancing and path diversity. It also obviates the requirement of the virtual output queuing by allowing simple FIFO structure withouts performance degradation. We designed appropriate routing for the NoC as well as on-chip router scheduling and tested its performance under a wide range of input multicast traffic. Simulations results showed that our proposal outperforms the CICQ architecture and offers a viable architectural alternative. We also studied the effect of various parameters such as the depth of the NoC as well as the speedup requirement for high-bandwidth multicast switching.

[1]  Masayoshi Nabeshima Performance Evaluation of a Combined Input- and Crosspoint-Queued Switch , 2000 .

[2]  Stamatis Vassiliadis,et al.  Efficient Multicast Support in High-Speed Packet Switches , 2007, J. Networks.

[3]  Hussein T. Mouftah,et al.  Overflow control in multicast networks , 1993, Proceedings of Canadian Conference on Electrical and Computer Engineering.

[4]  Marco Ajmone Marsan,et al.  Multicast traffic in input-queued switches: optimal scheduling and maximum throughput , 2003, TNET.

[5]  Kees G. W. Goossens,et al.  Internet-Router Buffered Crossbars Based on Networks on Chip , 2009, 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools.

[6]  Adnan Aziz,et al.  Multicast scheduling for switches with multiple input-queues , 2002, Proceedings 10th Symposium on High Performance Interconnects.

[7]  Deng Pan,et al.  FIFO-based multicast scheduling algorithm for virtual output queued packet switches , 2005, IEEE Transactions on Computers.

[8]  Mounir Hamdi,et al.  Scheduling multicast traffic in internally buffered crossbar switches , 2004, 2004 IEEE International Conference on Communications (IEEE Cat. No.04CH37577).

[9]  S. Sessa,et al.  Practical algorithms for multicast support in input queued switches , 2006, 2006 Workshop on High Performance Switching and Routing.

[10]  Simin He,et al.  Multicast scheduling in buffered crossbar switches with multiple input queues , 2005, HPSR. 2005 Workshop on High Performance Switching and Routing, 2005..

[11]  Paolo Giaccone,et al.  Asymptotic Performance Limits of Switches With Buffered Crossbars Supporting Multicast Traffic , 2008, IEEE Transactions on Information Theory.

[12]  Kees Goossens,et al.  AEthereal network on chip: concepts, architectures, and implementations , 2005, IEEE Design & Test of Computers.

[13]  Nick McKeown,et al.  Multicast Scheduling for Input-Queued Switches , 1997, IEEE J. Sel. Areas Commun..

[14]  Ruay-Shiung Chang,et al.  Multicast ATM switches: survey and performance evaluation , 1998, CCRV.

[15]  Nick McKeown Fast Switched Backplane for a Gigabit Switched Router , 1997 .

[16]  Lotfi Mhamdi On the Integration of Unicast and Multicast Cell Scheduling in Buffered Crossbar Switches , 2009, IEEE Transactions on Parallel and Distributed Systems.