Asynchronous Logic Circuits and Sheaf Obstructions

This article exhibits a particular encoding of logic circuits into a sheaf formalism. The central result of this article is that there exists strictly more information available to a circuit designer in this setting than exists in static truth tables, but less than exists in event-level simulation. This information is related to the timing behavior of the logic circuits, and thereby provides a ''bridge'' between static logic analysis and detailed simulation.

[1]  T. Matsumoto,et al.  On several geometric aspects of nonlinear networks , 1976 .

[2]  Theodore M. Booth.  Demonstrating hazards in sequential relay circuits , 1963, SWCT.

[3]  Claude E. Shannon,et al.  A symbolic analysis of relay and switching circuits , 1938, Transactions of the American Institute of Electrical Engineers.

[4]  S. G. Chappell.  Simulation of large asynchronous logic circuits using an ambiguous gate model , 1899 .

[5]  W. F. Osgood.  Introduction to the calculus , 1922 .

[6]  Edmund M. Clarke,et al.  Avoiding the state explosion problem in temporal logic model checking , 1987, PODC '87.

[7]  John Harrison,et al.  Formal Proof—Theory and Practice , 2008 .

[8]  N. Karaki,et al.  A flexible 8b asynchronous microprocessor based on low-temperature poly-silicon TFT technology , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[9]  Alain J. Martin.  The limitations to delay-insensitivity in asynchronous circuits , 1990 .

[10]  Alexander K. Petrenko,et al.  Electronic Notes in Theoretical Computer Science , 2009 .

[11]  Kees van Berkel.  Beware the isochronic fork , 1992, Integr..

[12]  Michael Mendler.  A Timing Refinement of Intuitionistic Proofs and its Application to the Timing Analysis of Combinational Circuits , 1996, TABLEAUX.

[13]  B. Calvert.  Unicursal resistive networks , 1997 .

[14]  Luciano Lavagno,et al.  Logic Synthesis for Asynchronous Controllers and Interfaces , 2002 .

[15]  J P Roth,et al.  AN APPLICATION OF ALGEBRAIC TOPOLOGY TO NUMERICAL ANALYSIS: ON THE EXISTENCE OF A SOLUTION TO THE NETWORK PROBLEM. , 1955, Proceedings of the National Academy of Sciences of the United States of America.

[16]  C. A. R. Hoare,et al.  Communicating sequential processes , 1978, CACM.

[17]  Alain J. Martin.  Compiling communicating processes into delay-insensitive VLSI circuits , 2005, Distributed Computing.

[18]  Vianey Villamizar.  An Introduction to the Calculus , 1926, Nature.

[19]  David F. Cox.  Complete Synthesis Method for D Flip-Flops with Set and Reset Inputs , 2000 .

[20]  Steven M. Burns,et al.  The design of an asynchronous microprocessor , 1989, CARN.

[21]  Ausif Mahmood,et al.  An analysis of parallel synchronous and conservative asynchronous logic simulation schemes , 1994, Proceedings of 1994 6th IEEE Symposium on Parallel and Distributed Processing.

[22]  Stephen S. Yau,et al.  Simulation of large asynchronous logic circuits using an ambiguous gate model , 1972, AFIPS '71 (Fall).

[23]  S. Smale.  On the mathematical foundations of electrical circuit theory , 1972 .

[24]  Janusz A. Brzozowski,et al.  On the Delay-Sensitivity of Gate Networks , 1992, IEEE Trans. Computers.

[25]  Alain J. Martin,et al.  Quasi-Delay-Insensitive Circuits are Turing-Complete , 1995 .

[26]  Nagisa Ishiura,et al.  Time-Symbolic Simulation for Accurate Timing Verification of Asynchronous Behavior of Logic Circuits , 1989, 26th ACM/IEEE Design Automation Conference.

[27]  Peter A. Beerel,et al.  Induced hierarchical verification of asynchronous circuits using a partial order technique , 2000 .

[28]  Benoît Caillaud,et al.  Correct-by-construction asynchronous implementation of modular synchronous specifications , 2005, Fifth International Conference on Application of Concurrency to System Design (ACSD'05).

[29]  Gerd Meister.  A Survey on Parallel Logic Simulation , 1993 .

[30]  Steven M. Nowick,et al.  An introduction to asynchronous circuit design , 1998 .

[31]  R. Choukri,et al.  On the sheaf theory , 2006 .

[32]  Stephen B. Furber,et al.  Modelling and Simulation of Asynchronous Systems Using the LARD Hardware Description Language , 1998, ESM.

[33]  Edmund M. Clarke,et al.  Automatic Verification of Sequential Circuits Using Temporal Logic , 1986, IEEE Transactions on Computers.

[34]  Régis Leveugle,et al.  Designing Resistant Circuits against Malicious Faults Injection Using Asynchronous Logic , 2006, IEEE Transactions on Computers.