A novel reversible two's complement gate (TCG) and its quantum mapping

Reversible Logic has been an emerging topic of research for the last decade and has witnessed a substantial amount of work related to synthesis algorithms, optimization techniques and Boolean circuits. Considerable amount of reversible binary arithmetic designs have been proposed. 2's complement addition forms a fundamental arithmetic operation. This present communication proposes a novel reversible Two's Complement Gate (TCG) which can directly constitute a reversible adder/subtractor design. We provide the Toffoli representation of the gate for its plausible quantum realization. We also provide the quantum metric analysis for evaluation of our proposed gate. The proposed gate has also been implemented using Quantum-Dot Cellular Automata. Comparison with an existing proposal in literature has been done and the TCG gate has been observed to excel over the counterpart.

[1]  Atal Chaudhuri,et al.  Realization of a Novel Reversible SCG Gate and its Application for Designing Parallel Adder/Subtractor and Match Logic , 2011 .

[2]  Gerhard W. Dueck,et al.  IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION ( VLSI ) SYSTEMS , VOL . ? ? ? , NO . ? ? ? , ? ? ? , 2003 .

[3]  Alexandre Valentian,et al.  Limits of CMOS Technology and Interest of NEMS Relays for Adiabatic Logic Applications , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Charles H. Bennett,et al.  Logical reversibility of computation , 1973 .

[5]  Feng Ge,et al.  Ultra-low power and high speed design and implementation of AES and SHA1 hardware cores in 65 nanometer CMOS technology , 2009, 2009 IEEE International Conference on Electro/Information Technology.

[6]  E. Knill,et al.  A scheme for efficient quantum computation with linear optics , 2001, Nature.

[7]  I. Chuang,et al.  Quantum Computation and Quantum Information: Introduction to the Tenth Anniversary Edition , 2010 .

[8]  James A. Hutchby,et al.  Limits to binary logic switch scaling - a gedanken model , 2003, Proc. IEEE.

[9]  Thierry Paul,et al.  Quantum computation and quantum information , 2007, Mathematical Structures in Computer Science.

[10]  Rashmi S.B,et al.  Optimized Reversible Montgomery Multiplier , 2011 .

[11]  Gerhard W. Dueck,et al.  Level Compaction in Quantum Circuits , 2006, 2006 IEEE International Conference on Evolutionary Computation.

[12]  R. Merkle.  Reversible electronic logic using switches , 1993 .

[13]  Ralph C. Merkle,et al.  Two types of mechanical reversible logic , 1993 .

[14]  K. Poulose Jacob,et al.  Design of compact reversible decimal adder using RPS gates , 2012, 2012 World Congress on Information and Communication Technologies.

[15]  Kamalika Datta,et al.  A Post-Synthesis Optimization Technique for Reversible Circuits Exploiting Negative Control Lines , 2015, IEEE Transactions on Computers.

[16]  Vandana Shukla,et al.  Design of a 4-bit 2's Complement Reversible Circuit for Arithmetic Logic Unit Applications , 2013 .

[17]  R. Feynman.  Simulating physics with computers , 1999 .

[18]  Michael P. Frank,et al.  Introduction to reversible computing: motivation, progress, and challenges , 2005, CF '05.

[19]  M. Arun,et al.  Reversible Arithmetic Logic Gate (ALG) for Quantum Computation , 2013 .

[20]  T.J. Dysart,et al.  > Replace This Line with Your Paper Identification Number (double-click Here to Edit) < 1 , 2001 .

[21]  Robert Wille,et al.  Exploiting Negative Control Lines in the Optimization of Reversible Circuits , 2013, RC.

[22]  Gerhard W. Dueck,et al.  A transformation based algorithm for reversible logic synthesis , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[23]  Pérès,et al.  Reversible logic and quantum computers. , 1985, Physical review. A, General physics.

[24]  E. Lutz,et al.  Experimental verification of Landauer’s principle linking information and thermodynamics , 2012, Nature.

[25]  Namit Gupta,et al.  Basic Reversible Logic Gates and It's Qca Implementation , 2014 .

[26]  Parag K. Lala,et al.  Reversible-logic design with online testability , 2006, IEEE Transactions on Instrumentation and Measurement.