A forward body bias generator for digital CMOS circuits with supply voltage scaling

We propose a new fully-integrated forward body bias (FBB) generator that holds its voltage constant relative to the (scalable) power supply of a digital IP. The generator is modular and can drive distinct digital IP block sizes in multiples of up to lmm2. The design has been implemented in 90nm low-power CMOS. Our basic unit for driving digital IP blocks up to 1mm2 occupies a silicon area of 0.03mm2 only. The generator completes a 500mV FBB voltage step within 4μs. The bandwidth of the design is 570kHz. The active current of the FBB generator alone is about 177μA for a nominal process, 1.2V supply and 85°C. The standby current is as low as 72nA at 27°C.

[1]  Byunghee Choi,et al.  Lookup Table-Based Adaptive Body Biasing of Multiple Macros , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[2]  Vivek De,et al.  Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[3]  Vivek De,et al.  Forward body bias for microprocessors in 130nm technology generation and beyond , 2002, VLSIC 2002.

[4]  Yong-Bin Kim,et al.  Optimal Body Biasing for Minimum Leakage Power in Standby Mode , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[5]  Jose Pineda de Gyvez,et al.  Technological Boundaries of Voltage and Frequency Scaling for Power Performance Tuning , 2008 .

[6]  Makoto Nagata,et al.  Substrate-noise and random-fluctuations reduction with self-adjusted forward body bias , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[7]  Masayuki Miyazaki,et al.  Optimum threshold-voltage tuning for low-power, high-performance microprocessor , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[8]  Masayuki Miyazaki,et al.  An LSI system with locked in temperature insensitive state achieved by using body bias technique , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[9]  Y. Ikeda,et al.  Mixed body bias techniques with fixed V/sub t/ and I/sub ds/ generation circuits , 2004, IEEE Journal of Solid-State Circuits.

[10]  Y. Ikeda,et al.  Mixed body-bias techniques with fixed Vt and Ids generation circuits , 2005, 2005 International Conference on Integrated Circuit Design and Technology, 2005. ICICDT 2005..