A novel framework for logic verification in a synthesis environment
暂无分享,去创建一个
[1] Masahiro Fujita,et al. Methods for automatic design error correction in sequential circuits , 1993, 1993 European Conference on Design Automation with the European Event in ASIC Design.
[2] Premachandran R. Menon,et al. Multi-level Logic Optimization By Implication Analysis , 1994, IEEE/ACM International Conference on Computer-Aided Design.
[3] Randal E. Bryant,et al. Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.
[4] Irith Pomeranz,et al. On diagnosis and correction of design errors , 1993, ICCAD.
[5] Rolf Drechsler,et al. Efficient Representation and Manipulation of Switching Functions Based on Ordered Kronecker Functional Decision Diagrams , 1994, 31st Design Automation Conference.
[6] Daniel Brand,et al. Incremental synthesis , 1994, ICCAD '94.
[7] Michael H. Schulz,et al. SOCRATES: a highly efficient automatic test pattern generation system , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] Robert K. Brayton,et al. Heuristic Minimization of BDDs Using Don't Cares , 1994, 31st Design Automation Conference.
[9] Hideo Fujiwara,et al. On the Acceleration of Test Generation Algorithms , 1983, IEEE Transactions on Computers.
[10] Ad J. van de Goor,et al. Logic synthesis of 100-percent testable logic networks , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[11] Srinivas Devadas,et al. Probabilistic construction and manipulation of Free Boolean Diagrams , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).
[12] Masahiro Fujita,et al. Advanced Verification Techniques Based on Learning , 1995, 32nd Design Automation Conference.
[13] E. J. Aas,et al. Quantifying design quality: a model and design experiments , 1992, Proceedings Euro ASIC '92.
[14] John B. Shoven,et al. I , Edinburgh Medical and Surgical Journal.
[15] Louise Trevillyan,et al. Functional comparison of logic designs for VLSI circuits , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[16] Minimizing ROBDD Size of Incompletely Specified Multiple Output Functions , 1994, EDAC-ETC-EUROASIC.
[17] Randal E. Bryant,et al. Efficient implementation of a BDD package , 1991, DAC '90.
[18] W. Kunz,et al. AND / OR Graphs , 1995 .
[19] Wolfgang Kunz. HANNIBAL: an efficient tool for logic verification based on recursive learning , 1993, ICCAD.
[20] Daniel Brand. Verification of large synthesized designs , 1993, ICCAD.
[21] F. Brglez,et al. A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .
[22] Yahiko Kambayashi,et al. The Transduction Method-Design of Logic Networks Based on Permissible Functions , 1989, IEEE Trans. Computers.
[23] H. Fujiwara,et al. ON THE ACCELERATION OF TEST GENERATION ALGORlTHMS , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing, 1995, ' Highlights from Twenty-Five Years'..
[24] Dhiraj K. Pradhan,et al. LOT: Logic optimization with testability - new transformations using recursive learning , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).