A novel energy-aware multi-task dynamic mapping heuristic of NoC-based MPSoCs

Task mapping is an important issue in network-on-chip (NoC)-based multiprocessor systems-on-chips (MPSoCs) design. The dynamic characteristic of application execution enforces the use of dynamic task mapping. In this article, a hybrid energy-aware dynamic mapping strategy is proposed. The strategy consists of an off-line part and an on-line part. In the off-line part, optimisation tools are used to extract information that helps to reduce the energy consumption in the on-line mapping, while the on-line mapping heuristic makes use of the information. Experimental result shows that the energy consumption is reduced by 21%, on average, compared to the best neighbour heuristic.

[1]  Jörg Henkel,et al.  ADAM: Run-time agent-based distributed application mapping for on-chip communication , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[2]  Radu Marculescu,et al.  Energy- and performance-aware mapping for regular NoC architectures , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Amit Kumar Singh,et al.  Efficient Heuristics for Minimizing Communication Overhead in NoC-based Heterogeneous MPSoC Platforms , 2009, 2009 IEEE/IFIP International Symposium on Rapid System Prototyping.

[4]  Lothar Thiele,et al.  Dynamic and adaptive allocation of applications on MPSoC platforms , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[5]  Petru Eles,et al.  Scheduling and mapping of conditional task graph for the synthesis of low power embedded systems , 2003 .

[6]  Fernando Gehm Moraes,et al.  Energy-aware dynamic task mapping for NoC-based MPSoCs , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[7]  Wayne H. Wolf,et al.  TGFF: task graphs for free , 1998, Proceedings of the Sixth International Workshop on Hardware/Software Codesign. (CODES/CASHE'98).

[8]  Nadia Nedjah,et al.  Evolutionary IP assignment for efficient NoC-based system design using multi-objective optimization , 2009, 2009 IEEE Congress on Evolutionary Computation.

[9]  Qi Yang,et al.  Energy-aware partitioning for multiprocessor real-time systems , 2003, Proceedings International Parallel and Distributed Processing Symposium.

[10]  Amit Kumar Singh,et al.  A hybrid strategy for mapping multiple throughput-constrained applications on MPSoCs , 2011, 2011 Proceedings of the 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES).

[11]  Radu Marculescu,et al.  User-Aware Dynamic Task Allocation in Networks-on-Chip , 2008, 2008 Design, Automation and Test in Europe.

[12]  Petru Eles,et al.  Scheduling and mapping of conditional task graphs for the synthesis of low power embedded systems , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[13]  Fernando Gehm Moraes,et al.  Dynamic Task Mapping for MPSoCs , 2010, IEEE Design & Test of Computers.

[14]  Shashi Kumar,et al.  A two-step genetic algorithm for mapping task graphs to a network on chip architecture , 2003, Euromicro Symposium on Digital System Design, 2003. Proceedings..

[15]  Amit Kumar Singh,et al.  Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms , 2010, J. Syst. Archit..

[16]  Fernando Gehm Moraes,et al.  Heuristics for Dynamic Task Mapping in NoC-based Heterogeneous MPSoCs , 2007, 18th IEEE/IFIP International Workshop on Rapid System Prototyping (RSP '07).

[17]  L. Carro,et al.  Time and energy efficient mapping of embedded applications onto NoCs , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[18]  Radu Marculescu,et al.  Energy-aware mapping for tile-based NoC architectures under performance constraints , 2003, ASP-DAC '03.

[19]  Alexandre M. Amory,et al.  Multi-task dynamic mapping onto NoC-based MPSoCs , 2011, SBCCI '11.