A Design of 8 fJ/Conversion-Step 10-bit 8MS/s Low Power Asynchronous SAR ADC for IEEE 802.15.1 IoT Sensor Based Applications

An energy efficient, low-power 10-bit asynchronous successive approximation register (SAR) analog-to-digital (ADC) converter with the sampling frequency of 8 MS/s is presented for IEEE 802.15.1 IoT sensor based applications. An improved common mode charge redistribution algorithm is proposed for binary weighted SAR ADC. The proposed method uses available common mode voltage (VCM) level for SAR ADC conversion, and this method reduces the switching power by more than 12% without any additional DAC driver as compared to merged capacitor switching (MCS). Mathematical analysis of the proposed switching scheme results in the lower or equal power consumption for every digital code as compared to MCS. A two stage dynamic latched comparator with adaptive power control (APC) technique is used to optimize the overall efficiency. Furthermore, to minimize the digital part power consumption, a modified asynchronous SAR logic with digitally controlled delay cells is proposed. High efficiency with low power consumption makes it suitable for low power devices especially for IEEE 802.15.1 IoT sensor based applications. The proposed prototype is implemented using 1P6M 55 nm complementary metal-oxide-semiconductor (CMOS) technology. The measurement results that the proposed circuit achieves are 9.3 effective number of bits (ENOB) with signal-to-noise and distortion ratio (SNDR) of 58.05 dB at a sampling rate of 8 MS/s. The power consumption of SAR ADC is $45~\mu \text{W}$ when operated at 1 V power supply.

[1]  Behnam Samadpoor Rikan,et al.  A 6-bit 4 MS/s, VCM-based sub-radix-2 SAR ADC with inverter type comparator , 2017, Microelectron. J..

[2]  Chung-Ming Huang,et al.  A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[3]  Zhangming Zhu,et al.  A 10-Bit 5 MS/s VCO-SAR ADC in 0.18- $\mu$ m CMOS , 2019, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Wenbo Liu,et al.  A 12-bit, 45-MS/s, 3-mW Redundant Successive-Approximation-Register Analog-to-Digital Converter With Digital Calibration , 2011, IEEE Journal of Solid-State Circuits.

[5]  Chih-Cheng Hsieh,et al.  Novel Single-Slope ADC Design for Full Well Capacity Expansion of CMOS Image Sensor , 2013, IEEE Sensors Journal.

[6]  ZhuZhangming,et al.  A 10-bit 300-MS/s asynchronous SAR ADC with strategy of optimizing settling time for capacitive DAC in 65nm CMOS , 2015 .

[7]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[8]  Anne-Johan Annema,et al.  A 1.2-V Dynamic Bias Latch-Type Comparator in 65-nm CMOS With 0.4-mV Input Noise , 2018, IEEE Journal of Solid-State Circuits.

[9]  Chih-Wen Lu,et al.  A 10-bit 10 MS/s SAR ADC with the reduced capacitance DAC , 2016, 2016 5th International Symposium on Next-Generation Electronics (ISNE).

[10]  Wan Kim,et al.  A 0.6 V 12 b 10 MS/s Low-Noise Asynchronous SAR-Assisted Time-Interleaved SAR (SATI-SAR) ADC , 2016, IEEE Journal of Solid-State Circuits.

[11]  Arthur H. M. van Roermund,et al.  A 10b/12b 40 kS/s SAR ADC With Data-Driven Noise Reduction Achieving up to 10.1b ENOB at 2.2 fJ/Conversion-Step , 2013, IEEE Journal of Solid-State Circuits.

[12]  Danny Wen-Yaw Chung,et al.  A Power-Efficient Mixed-Signal Smart ADC Design With Adaptive Resolution and Variable Sampling Rate for Low-Power Applications , 2017, IEEE Sensors Journal.

[13]  Takashi Morie,et al.  A 4.2 mW 50 MS/s 13 bit CMOS SAR ADC With SNR and SFDR Enhancement Techniques , 2015, IEEE Journal of Solid-State Circuits.

[14]  Kong-Pang Pun,et al.  A 10-bit 2 MS/s SAR ADC using reverse VCM-based switching scheme , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[15]  Xin Xin,et al.  Ultra-low power comparator with dynamic offset cancellation for SAR ADC , 2017 .

[16]  Youngoo Yang,et al.  A Fully Integrated Bluetooth Low-Energy Transceiver with Integrated Single Pole Double Throw and Power Management Unit for IoT Sensors , 2019, Sensors.

[17]  Kong-Pang Pun,et al.  A Charge Recycling SAR ADC With a LSB-Down Switching Scheme , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[19]  Steffen Paul,et al.  Low power SAR ADC switching without the need of precise second reference , 2018 .

[20]  Reza Lotfi,et al.  Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[21]  N. P. van der Meijs,et al.  A 26 $\mu$ W 8 bit 10 MS/s Asynchronous SAR ADC for Low Energy Radios , 2011, IEEE Journal of Solid-State Circuits.

[22]  Jai-Ming Lin,et al.  A Systematic Design Methodology of Asynchronous SAR ADCs , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[23]  Shoji Kawahito,et al.  A 33Mpixel CMOS imager with multi-functional 3-stage pipeline ADC for 480fps high-speed mode and 120fps low-noise mode , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[24]  Robert W. Brodersen,et al.  A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-μm CMOS , 2006 .

[25]  Chung-Ming Huang,et al.  A 1V 11fJ/conversion-step 10bit 10MS/s asynchronous SAR ADC in 0.18µm CMOS , 2010, 2010 Symposium on VLSI Circuits.

[26]  Xiaoyan Wang,et al.  A 30fJ/conversion-step 8b 0-to-10MS/s asynchronous SAR ADC in 90nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[27]  Maliang Liu,et al.  A 6-to-10-Bit 0.5 V-to-0.9 V Reconfigurable 2 MS/s Power Scalable SAR ADC in 0.18 $\mu{\rm m}$ CMOS , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[28]  Franco Maloberti,et al.  A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[29]  Christofer Toumazou,et al.  Energy Efficient Medium Access Protocol for Wireless Medical Body Area Sensor Networks , 2008, IEEE Transactions on Biomedical Circuits and Systems.

[30]  Seung-Hoon Lee,et al.  An 8b 220 MS/s 0.25 /spl mu/m CMOS pipeline ADC with on-chip RC-filter based voltage references , 2004, Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits.

[31]  Jon Guerber,et al.  Merged capacitor switching based SAR ADC with highest switching energy-efficiency , 2010 .

[32]  Daehwa Paik,et al.  A low-noise self-calibrating dynamic comparator for high-speed ADCs , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[33]  Zhangming Zhu,et al.  A 0.6-V 38-nW 9.4-ENOB 20-kS/s SAR ADC in 0.18- μm CMOS for Medical Implant Devices. , 2015 .

[34]  Chun-Cheng Liu,et al.  A 10-bit 320-MS/s low-cost SAR ADC for IEEE 802.11ac applications in 20-nm CMOS , 2014, 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[35]  Prakash Harikumar,et al.  Design of a reference voltage buffer for a 10-bit 50 MS/s SAR ADC in 65 nm CMOS , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).