Achieving Higher System Performance with the Virtex-5 Family of FPGAs

www.xilinx.com 1 © 2006 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and further disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice. NOTICE OF DISCLAIMER: Xilinx is providing this design, code, or information "as is." By providing the design, code, or information as one possible implementation of this feature, application, or standard, Xilinx makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation. Xilinx expressly disclaims any warranty whatsoever with respect to the adequacy of the implementation, including but not limited to any warranties or representations that this implementation is free from claims of infringement and any implied warranties of merchantability or fitness for a particular purpose. The VirtexTM-5 devices comprise a multi-platform FPGA family based on second-generation Advanced Silicon Modular Block (ASMBLTM) column-based architecture. With several new architectural elements designed for maximum performance, higher integration, and lower power consumption, Virtex-5 devices attain higher levels of system performance than previously possible.