Energy minimization feedback loop for ripple carry adders

We present a technique and related system implementation for minimizing energy consumption in ripple carry adder blocks, and we show simulation results for the various system blocks. The method includes a tracking loop which measures the energy consumed by the load and controls, through a DC-DC converter, the supply voltage of the load. The energy consumption of the adder is calculated for a range of inputs in order to verify the efficiency of the tracking loop. Results corresponding to an 8-bit ripple carry adder show that energy savings of the order of 50%-100% are expected to be obtained when all the blocks of the circuit are running together. The system is simulated using HSPICE and Verilog-A.

[1]  A.P. Chandrakasan,et al.  Minimum Energy Tracking Loop With Embedded DC–DC Converter Enabling Ultra-Low-Voltage Operation Down to 250 mV in 65 nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[2]  Anantha Chandrakasan,et al.  Characterizing and modeling minimum energy operation for subthreshold circuits , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[3]  A. Chandrakasan,et al.  A 180-mV subthreshold FFT processor using a minimum energy design methodology , 2005, IEEE Journal of Solid-State Circuits.

[4]  Kaushik Roy,et al.  Ultra-low power DLMS adaptive filter for hearing aid applications , 2001, ISLPED '01.