Accelerating assertion assessment using GPUs

In this paper, we show how two key techniques in the testing and verification areas - namely mutation testing and assertion based verification (ABV) - can be combined in a novel way to help improve the effectiveness of verifying design correctness. Through assertion based test generation, multiple mutated designs and their test sequences are concurrently simulated using a GPU, in order to determine an essential question in ABV: are the assertions effective at identifying design errors? Exploiting multiple parallelism factors, we show notable improvements in accelerating the simulations procedures that help to answer this fundamental question.

[1]  Xiaoqing Wen,et al.  GPU-accelerated small delay fault simulation , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[2]  Vigyan Singhal,et al.  Using Coverage to Deploy Formal Verification in a Simulation World , 2011, CAV.

[3]  Michael S. Hsiao,et al.  3-D Parallel Fault Simulation With GPGPU , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Valeria Bertacco,et al.  Gate-Level Simulation with GPU Computing , 2011, TODE.

[5]  Gregg Rothermel,et al.  An experimental evaluation of selective mutation , 1993, Proceedings of 1993 15th International Conference on Software Engineering.

[6]  Graziano Pravadelli,et al.  On the estimation of assertion interestingness , 2015, 2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC).

[7]  Orna Grumberg,et al.  "Have I written enough Properties?" - A Method of Comparison between Specification and Implementation , 1999, CHARME.

[8]  Zeljko Zilic,et al.  Airwolf-TG: A test generator for assertion-based dynamic verification , 2009, 2009 IEEE International High Level Design Validation and Test Workshop.

[9]  Sunil P. Khatri,et al.  Towards acceleration of fault simulation using Graphics Processing Units , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[10]  Dana Fisman,et al.  Temporal Antecedent Failure: Refining Vacuity , 2007, CONCUR.

[11]  Franco Fummi,et al.  The role of mutation analysis for property qualification , 2009, 2009 7th IEEE/ACM International Conference on Formal Methods and Models for Co-Design.

[12]  Sanjit A. Seshia,et al.  A Theory of Mutations with Applications to Vacuity, Coverage, and Fault Tolerance , 2008, 2008 Formal Methods in Computer-Aided Design.

[13]  Zeljko Zilic,et al.  Efficient Data Encoding for Improving Fault Simulation Performance on GPUs , 2013, 2013 International Symposium on Electronic System Design.

[14]  Franco Fummi,et al.  Testbench Qualification of SystemC TLM Protocols through Mutation Analysis , 2014, IEEE Transactions on Computers.

[15]  A. Jefferson Offutt,et al.  Introduction to Software Testing , 2008 .

[16]  Sara Vinco,et al.  SystemC simulation on GP-GPUs: CUDA vs. OpenCL , 2012, CODES+ISSS '12.

[17]  Zeljko Zilic,et al.  Mu-GSIM: A mutation testing simulator on GPUs , 2013, Fifth Asia Symposium on Quality Electronic Design (ASQED 2013).