Cube-embedding based state encoding for low power design
暂无分享,去创建一个
[1] G. Hachtel,et al. Re-encoding sequential circuits to reduce power dissipation , 1994, ICCAD '94.
[2] Kurt Keutzer,et al. Estimation of average switching activity in combinational and sequential circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[3] Tiziano Villa,et al. NOVA: State Assignment of Finite State Machines for Optimal Two-Level Logic Implementations , 1989, 26th ACM/IEEE Design Automation Conference.
[4] Norishige Chiba,et al. Arboricity and Subgraph Listing Algorithms , 1985, SIAM J. Comput..
[5] Tadahiro Kuroda,et al. Low power CMOS digital design for multimedia processors , 1999, ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361).
[6] De-Sheng Chen,et al. State Encoding of Finite State Machines for Low Power Design , 1996, J. Circuits Syst. Comput..
[7] K. Keutzer,et al. On average power dissipation and random pattern testability of CMOS combinational logic networks , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.
[8] Alberto L. Sangiovanni-Vincentelli,et al. MUSTANG: state assignment of finite state machines targeting multilevel logic implementations , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] A. Despain,et al. Low Power State Assignment Targeting Two- And Multi-level Logic Implementations , 1994, IEEE/ACM International Conference on Computer-Aided Design.
[10] Shin Min Kang,et al. Low-power state assignment for finite state machines , 1994 .
[11] Tiziano Villa,et al. NOVA: State Assignment of Finite State Machines for Optimal Two-Level Logic Implementations , 1989, 26th ACM/IEEE Design Automation Conference.
[12] Robert K. Brayton,et al. Sequential circuit design using synthesis and optimization , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.