An SOI-Based 7.5/spl mu/m-Thick 0.15x0.15mm2 RFID Chip

A 0.15times0.15mm2 RFID chip containing a 128b ROM is fabricated in a 0.18mum 4M SOI CMOS technology. It achieves 480mm read range with a 2.45GHz carrier for a reader output power of 300mW. The chip is thinned precisely by using an SOI buried oxide layer structure as an etch stop. An RFID antenna is connected to the chip by using a double-surface electrode

[1]  D. Friedman,et al.  A low-power CMOS integrated circuit for field-powered radio frequency identification tags , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[2]  T. Iwamatsu,et al.  Impact of 0.10 /spl mu/m SOI CMOS with body-tied hybrid trench isolation structure to break through the scaling crisis of silicon technology , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[3]  C. Pacha,et al.  AC-only RF ID tags for barcode replacement , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).