论文信息 - Improved XFBT: A Low-Power Topology of Network-on-Chip

Improved XFBT: A Low-Power Topology of Network-on-Chip

The article discusses the issues related to the on-chip network topology, analyzes the XBFT topology, improves its structure in power consumption. Authors designed a simulation program that by analyzing the topology routing hops to roughly determine the power consumption of routing topology and for the preparation of modified XBFT roughly determine the topology of the routing topology by analyzing the power consumption topology routing hops the simulation program, Finally, the results from the running of 6 simulation program that extracted and these results were analyzed. The result shows that the improved topology saved about 20% of the number of routing hops.

Chao Li | Hong Bing Chen

[1] Yan Shen,et al. Analysis and Modeling of Directory Protocol Energy Consumption in NoC: Analysis and Modeling of Directory Protocol Energy Consumption in NoC , 2011 .

[2] William J. Dally,et al. Route packets, not wires: on-chip inteconnection networks , 2001, DAC '01.

[3] Sujit Dey,et al. An Interconnect Architecture for Networking Systems on Chips , 2002, IEEE Micro.

[4] D. Heckerman,et al. A Bayesian Approach to Causal Discovery , 2006 .

[5] Richard Scheines,et al. Learning the Structure of Linear Latent Variable Models , 2006, J. Mach. Learn. Res..

[6] Thomas S. Richardson,et al. Automated discovery of linear feedback models , 1996 .