论文信息 - A 3-level asynchronous protocol for a differential two-wire communication link

A 3-level asynchronous protocol for a differential two-wire communication link

A differential two-wire communication link with a 3-level asynchronous protocol is introduced. The proposed 3-level code contains information of both data and clock. Since only one edge is needed for each bit, the bandwidth of a link is efficiently utilized. The power consumption is reduced by the low-swing differential two-wire link and is further reduced by a 3-level code. The speed of the protocol is expected to reach 1 Gb/s in a 1.2-/spl mu/m CMOS process. >

Christer Svensson | Jiren Yuan

[1] Jiren Yuan. Efficient CMOS counter circuits , 1988 .

[2] Christer Svensson,et al. High speed CMOS chip to chip communication circuit , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[3] A. Croisier. Introduction to pseudoternary transmission codes , 1970 .

[4] Simon Haykin,et al. Digital Communications , 2017 .

[5] Bernard Sklar,et al. Digital communications , 1987 .

[6] Christer Svensson,et al. 1.2 Gbit/s error-correcting en/decoder for optical fibre communication in 1.2 mu m CMOS , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[7] Christer Svensson,et al. High-speed CMOS circuit technique , 1989 .

[8] J. Yuan,et al. Double-edge-triggered D-flip-flops for high-speed CMOS circuits , 1991 .