Innovative wafer-level encapsulation & underfill material for silicon interposer application

This paper is dedicated to the full integration of a new silicone-based material for Molding-Underfilling (MUF) on silicon interposer wafers containing Through Silicon Vias (TSVs) and top dice. The developments were carried out in the frame of “silicon package” where the silicon interposer is either reported on P-BGA or directly assembled on board. After a materials screening with regard to warpage issue, “molding last” was studied with the selected material, including compatibility with temporary bonding debonding, bumping, sawing and report on organic substrate. A focus is made on void-less molding-underfilling process development and wafer level reliability evaluation of first level (die to wafer) interconnections and TSV subjected to thermal cycles. For this study, a molding-last approach using a dry-film lamination process has been chosen. 170μm thick dice have been assembled on 120μm thin silicon interposers having 60μm diameter TSV via-last and encapsulated with optimized wafer-level MUF process. Electrical performances of the 35μm high Cu pillars interconnections have been measured on the interposer backside thanks to TSVs and rerouting. While the daisy chains resistances remained in specifications after molding and pre-conditioning, some electrical failures appeared after 250 thermal cycles. Cross-sections have highlighted cracks in solder joints leading to the development of an improved version of the compound. Finally, a complete test vehicle with a molded-underfilled interposer reported on an organic substrate has been achieved.

[1]  C.P. Wong,et al.  Recent advances in flip-chip underfill: materials, process, and reliability , 2004, IEEE Transactions on Advanced Packaging.

[2]  B. Dang,et al.  3D silicon integration , 2008, 2008 58th Electronic Components and Technology Conference.

[3]  T. Kurihara,et al.  A Silicon interposer BGA package with Cu-filled TSV and multi-layer Cu-plating interconnect , 2008, 2008 58th Electronic Components and Technology Conference.

[4]  Innovative approaches in flip chip packaging for mobile applications , 2009, 2009 59th Electronic Components and Technology Conference.

[5]  Y. C. Kim,et al.  Molded underfill (MUF) technology for flip chip packages in mobile applications , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[6]  S. Moreau,et al.  Reliability study of 3D-WLP through silicon via with innovative polymer filling integration , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[7]  H. Song,et al.  A study on wafer level molding for realizing 3-D integration , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[8]  Perceval Coudrain,et al.  A silicon platform with Through-silicon vias for heterogeneous RF 3D modules , 2011, 2011 6th European Microwave Integrated Circuit Conference.

[9]  R. Chaware,et al.  Assembly and reliability challenges in 3D integration of 28nm FPGA die on a large high density 65nm passive interposer , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[10]  J. Carpentier,et al.  Through-Silicon-Via (TSV) for silicon package: ″via-bridge″ approach , 2012 .

[11]  Myriam Assous,et al.  High density 3D silicon interposer technology development and electrical characterization for high end applications , 2012, 2012 4th Electronic System-Integration Technology Conference.

[12]  Y. Lamy,et al.  mmW characterization of wafer level passivation for 3D silicon interposer , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[13]  MmW devices: from WLCSP to smart interposers , 2013 .