Constrained aggressor et selection for maximum coupling noise
暂无分享,去创建一个
[1] Kenneth L. Shepard. Design methodologies for noise in digital integrated circuits , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[2] Kurt Keutzer,et al. Miller factor for gate-level coupling delay calculation , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).
[3] Sandip Kundu,et al. Automatic Test Pattern Generation for Maximal Circuit Noise in Multiple Aggressor Crosstalk Faults , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.
[4] Kurt Keutzer,et al. Temporofunctional crosstalk noise analysis , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[5] Mark Horowitz,et al. False coupling exploration in timing analysis , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] David K. Smith. Network Flows: Theory, Algorithms, and Applications , 1994 .
[7] Malgorzata Marek-Sadowska,et al. Temporofunctional crosstalk noise analysis , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[8] Jason Cong,et al. Improved crosstalk modeling for noise constrained interconnect optimization , 2001, ASP-DAC '01.
[9] Malgorzata Marek-Sadowska,et al. Functional correlation analysis in crosstalk induced critical paths identification , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[10] Jindrich Zejda,et al. Analytical modeling of crosstalk noise waveforms using Weibull function , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..
[11] Martin D. F. Wong,et al. Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).
[12] Alexander Korshak. Noise-rejection model based on charge-transfer equation for digital CMOS circuits , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[13] Marshall L. Fisher,et al. An Applications Oriented Guide to Lagrangian Relaxation , 1985 .
[14] Rajendran Panda,et al. Delay noise pessimism reduction by logic correlations , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..