Jitter Analysis and a Benchmarking Figure-of-Merit for Phase-Locked Loops

This brief analyzes the jitter as well as the power dissipation of phase-locked loops (PLLs). It aims at defining a benchmark figure-of-merit (FOM) that is compatible with the well-known FOM for oscillators but now extended to an entire PLL. The phase noise that is generated by the thermal noise in the oscillator and loop components is calculated. The power dissipation is estimated, focusing on the required dynamic power. The absolute PLL output jitter is calculated, and the optimum PLL bandwidth that gives minimum jitter is derived. It is shown that, with a steep enough input reference clock, this minimum jitter is independent of the reference frequency and output frequency for a given PLL power budget. Based on these insights, a benchmark FOM for PLL designs is proposed.

[1]  Robert H. Walden,et al.  Analog-to-digital converter survey and analysis , 1999, IEEE J. Sel. Areas Commun..

[2]  Eric A. M. Klumperink,et al.  Systematic comparison of HF CMOS transconductors , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[3]  A. Hajimiri,et al.  Jitter and phase noise in ring oscillators , 1999, IEEE J. Solid State Circuits.

[4]  Frequency synthesis by phase lock, 2nd ed. [Book Review] , 2001, IEEE Circuits and Devices Magazine.

[5]  Eric A. M. Klumperink,et al.  Advantages of Shift Registers Over DLLs for Flexible Low Jitter Multiphase Clock Generation , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Peter R. Kinget,et al.  Integrated GHz Voltage Controlled Oscillators , 1999 .

[7]  Bram Nauta,et al.  Architectures for RF Frequency Synthesizers , 2002 .

[8]  A. Wagemans,et al.  A 3.5 mW 2.5 GHz diversity receiver and a 1.2 mW 3.6 GHz VCO in silicon-on-anything , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[9]  W.C. Hagmann.  Frequency synthesis by phase lock , 1982, Proceedings of the IEEE.

[10]  David C. Lee,et al.  Analysis of jitter in phase-locked loops , 2002 .

[11]  Nikolaus Klemmer,et al.  Enhanced phase noise modeling of fractional-N frequency synthesizers , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Dean Banerjee,et al.  Pll Performance, Simulation, and Design , 2003 .

[13]  Chih-Kong Ken Yang,et al.  Jitter optimization based on phase-locked loop design parameters , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[14]  S. Pellerano,et al.  Phase noise in digital frequency dividers , 2004, IEEE Journal of Solid-State Circuits.

[15]  A.A. Abidi,et al.  Phase Noise and Jitter in CMOS Ring Oscillators , 2006, IEEE Journal of Solid-State Circuits.

[16]  H.R. Rategh,et al.  A CMOS frequency synthesizer with an injection-locked frequency divider for a 5-GHz wireless LAN receiver , 2000, IEEE Journal of Solid-State Circuits.

[17]  Remco van de Beek,et al.  High-Speed Low-Jitter Clock Multiplication in CMOS , 2003 .

[18]  R. Nonis,et al.  Modeling, design and characterization of a new low-jitter analog dual tuning LC-VCO PLL architecture , 2005, IEEE Journal of Solid-State Circuits.

[19]  Bram Nauta,et al.  Low-jitter clock multiplication: a comparison between PLLs and DLLs , 2002 .