Statically triggered 3×VDD-Tolerant ESD detection circuit in a 90-nm low-voltage CMOS process

Abstract A statically triggered 3 × VDD-tolerant electrostatic discharge (ESD)detection circuit using only low-voltage devices in a 90-nm 1.2-V CMOS process is proposed. A bias circuit is added to enhance the ESD trigger efficiency. Since no NMOSFETs are used, it is unnecessary to use any deep N-well even though the circuit can sustain 3 × VDD stress. The proposed detection circuit can generate a 38 mA current to turn on the substrate-triggered silicon controlled rectifier (SCR) during ESD events. Under normal operating conditions, all the devices are free from over-stress voltage. Without the gate leakage current of a MOS capacitor, the leakage current is only 63 nA under 3 × VDD stress at 25 °C. The simulation result shows the proposed circuit can be successfully used for a 3 × VDD-tolerant I/O buffer.

[1]  Ming-Dou Ker,et al.  New design on 2×VDD-tolerant power-rail ESD clamp circuit with low standby leakage in 65nm CMOS process , 2012, Proceedings of Technical Program of 2012 VLSI Design, Automation and Test.

[2]  Ningmei Yu,et al.  Diode triggered ESD power clamp circuit with accurate discharge duration , 2016 .

[3]  Ming-Dou Ker,et al.  New Design of 2 $\times$ VDD-Tolerant Power-Rail ESD Clamp Circuit for Mixed-Voltage I/O Buffers in 65-nm CMOS Technology , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Albert Wang,et al.  On-chip ESD protection design for integrated circuits: an overview for IC designers , 2001 .

[6]  Timothy J. Maloney,et al.  New considerations for MOSFET power clamps , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.

[7]  Kai Yu,et al.  Enhanced ESD power clamp for antenna switch controller with SOI CMOS technology , 2015 .

[8]  C. Hu,et al.  BSIM4 gate leakage model including source-drain partition , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[9]  Tian Xia,et al.  Reducing the turn-on time and overshoot voltage for a diode-triggered silicon-controlled rectifier during an electrostatic discharge event , 2014, 2014 27th IEEE International System-on-Chip Conference (SOCC).

[10]  Chun-Yu Lin,et al.  High-Voltage-Tolerant ESD Clamp Circuit With Low Standby Leakage in Nanoscale CMOS Process , 2010, IEEE Transactions on Electron Devices.

[11]  Hongxia Liu,et al.  Two ESD Detection Circuits for 3x VDD-Tolerant I/O Buffer in Low-Voltage CMOS Processes With Low Leakage Currents , 2013, IEEE Transactions on Device and Materials Reliability.

[12]  Jeremy C. Smith,et al.  A MOSFET power supply clamp with feedback enhanced triggering for ESD protection in advanced CMOS technologies , 2003, 2003 Electrical Overstress/Electrostatic Discharge Symposium.

[13]  Ming-Dou Ker,et al.  ESD Protection Design With On-Chip ESD Bus and High-Voltage-Tolerant ESD Clamp Circuit for Mixed-Voltage I/O Buffers , 2008, IEEE Transactions on Electron Devices.

[14]  E. Rosenbaum,et al.  Diode-Triggered Silicon-Controlled Rectifier With Reduced Voltage Overshoot for CDM ESD Protection , 2012, IEEE Transactions on Device and Materials Reliability.

[15]  Ming-Hsiang Song,et al.  Gate-driven 3.3V ESD clamp using 1.8V transistors , 2011, 2011 IEEE International Conference on IC Design & Technology.

[16]  Ming-Dou Ker,et al.  Design of High-Voltage-Tolerant ESD Protection Circuit in Low-Voltage CMOS Processes , 2009 .

[17]  Gh. R. Karimi,et al.  Ultra low voltage, ultra low power low noise amplifier for 2 GHz applications , 2012 .

[18]  M. Ker,et al.  Power-Rail ESD Clamp Circuit With Diode-String ESD Detection to Overcome the Gate Leakage Current in a 40-nm CMOS Process , 2013, IEEE Transactions on Electron Devices.