Fault Classification in Phase‐Locked Loops Using Back Propagation Neural Networks

Phase-locked loops (PLLs) are among the most important mixed-signal building blocks of modern communication and control circuits, where they are used for frequency and phase synchronization, modulation, and demodulation as well as frequency synthesis. The growing popularity of PLLs has increased the need to test these devices during prototyping and production. The problem of distinguishing and classifying the responses of analog integrated circuits containing catastrophic faults has aroused recent interest. This is because most analog and mixed signal circuits are tested by their functionality, which is both time consuming and expensive. The problem is made more difficult when parametric variations are taken into account. Hence, statistical methods and techniques can be employed to automate fault classification. As a possible solution, we use the back propagation neural network (BPNN) to classify the faults in the designed charge-pump PLL. In order to classify the faults, the BPNN was trained with various training algorithms and their performance for the test structure was analyzed. The proposed method of fault classification gave fault coverage of 99.58%.

[1]  Mark Zwolinski,et al.  Applying a robust heteroscedastic probabilistic neural network toanalog fault detection and classification , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  F. Gardner,et al.  Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..

[3]  Benjamin R. Epstein,et al.  Fault detection and classification in linear integrated circuits: an application of discrimination analysis and hypothesis testing , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Mani Soma,et al.  DFT for embedded charge-pump PLL systems incorporating IEEE 1149.1 , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[5]  Jerzy Rutkowski,et al.  Analog fault AC dictionary creation - the fuzzy set approach , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[6]  Vladislav Nagy,et al.  NEURAL NETWORK-BASED DEFECT DETECTION IN ANALOG AND MIXED IC USING DIGITAL SIGNAL PREPROCESSING , 2006 .

[7]  José Luis Rosselló,et al.  An analytical charge-based compact delay model for submicrometer CMOS inverters , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Tahseen Ahmed Jilani,et al.  Levenberg-Marquardt Algorithm for Karachi Stock Exchange Share Rates Forecasting , 2007 .

[9]  R. Stephenson A and V , 1962, The British journal of ophthalmology.

[10]  J. Rutkowski,et al.  New concept to analog fault diagnosis by creating two fuzzy-neutral dictionaries test , 2004, Proceedings of the 12th IEEE Mediterranean Electrotechnical Conference (IEEE Cat. No.04CH37521).