Single-electron memory for giga-to-tera bit storage

Starting with a brief review on the single-electron memory and its significance among various single-electron devices, this paper addresses the key issues which one inevitably encounters when one tries to achieve giga-to-tera bit memory integration. Among the issues discussed are: room-temperature operation; memory-cell architecture; sensing scheme; cell-design guideline; use of nanocrystalline silicon versus lithography; array architecture; device-to-device variations; read/write error rate; and CMOS/single-electron-memory hybrid integration and its positioning among various memory architectures.

[1]  Michel Devoret,et al.  Single Charge Tunneling , 1992 .

[2]  Kastner,et al.  Single-electron charging and periodic conductance resonances in GaAs nanostructures. , 1990, Physical review letters.

[3]  Kazuo Nakazato,et al.  Enhancement of Coulomb blockade in semiconductor tunnel junctions , 1995 .

[4]  R. Ashoori.  Electrons in artificial atoms , 1996, Nature.

[5]  K. Likharev.  Correlated discrete transfer of single electrons in ultrasmall tunnel junctions , 1988 .

[6]  Per Delsing,et al.  One-Dimensional Arrays of Small Tunnel Junctions , 1992 .

[7]  Konstantin K. Likharev,et al.  Single-electron devices and their applications , 1999, Proc. IEEE.

[8]  Vwani P. Roychowdhury,et al.  Nanoelectronic architecture for Boolean logic , 1997, Proc. IEEE.

[9]  Sandip Tiwari,et al.  Volatile and non-volatile memories in silicon with nano-crystal storage , 1995, Proceedings of International Electron Devices Meeting.

[10]  M. J. Kirton,et al.  Noise in solid-state microstructures: A new perspective on individual defects, interface states and low-frequency (1/ƒ) noise , 1989 .

[11]  Alan Baker,et al.  An in-system reprogrammable 32 K*8 CMOS flash memory , 1988 .

[12]  T. Fukano,et al.  Room temperature operation of Si single-electron memory with self-aligned floating dot gate , 1996, International Electron Devices Meeting. Technical Digest.

[13]  Michel Devoret,et al.  Frequency-locked turnstile device for single electrons , 1990 .

[14]  Johnson,et al.  Quantized current in a quantum-dot turnstile using oscillating tunnel barriers. , 1991, Physical review letters.

[15]  Kazuo Nakazato,et al.  Single-electron memory , 1993 .

[16]  Konstantin K. Likharev,et al.  Possible Applications of the Single Charge Tunneling , 1992 .

[17]  Kazuo Nakazato,et al.  Single-electron memory , 1993 .

[18]  T. Sano,et al.  Verify: key to the stable single-electron-memory operation , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[19]  Dolan,et al.  Observation of single-electron charging effects in small tunnel junctions. , 1987, Physical review letters.

[20]  Kazuo Yano,et al.  A room-temperature single-electron memory device using fine-grain polycrystalline silicon , 1993, Proceedings of IEEE International Electron Devices Meeting.

[21]  Kazuhiko Matsumoto,et al.  Room temperature operation of single electron transistor made by STM nano-oxidation process , 1995, 1995 53rd Annual Device Research Conference Digest.

[22]  Kazuo Yano,et al.  Room-temperature single-electron memory , 1994 .

[23]  T. Ohshima,et al.  Operation of bistable phase‐locked single‐electron tunneling logic elements , 1996 .

[24]  Kazuo Yano,et al.  Impact of Coulomb blockade on low-charge limit of memory device , 1995, Proceedings of International Electron Devices Meeting.

[25]  K. Yano,et al.  Single-electron-memory integrated circuit for giga-to-tera bit storage , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[26]  J.P.A. van der Wagt,et al.  Tunneling-based SRAM , 1999, Proc. IEEE.

[27]  K. Likharev.  Single-electron transistors: Electrostatic analogs of the DC SQUIDS , 1987 .

[28]  D. Esteve.  Transferring Electrons One By One , 1992 .

[29]  Kazuo Nakazato,et al.  The multiple tunnel junction and its application to single‐electron memories , 1993 .

[30]  K. Yano,et al.  A 128 Mb early prototype for gigascale single-electron memories , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[31]  K. Itoh.  Trends in megabit DRAM circuit design , 1990 .

[32]  K. K. Likharev.  Single-electron devices and their applications : Special issue on quantum devices and their applications , 1999 .

[33]  P. D. Tougaw,et al.  Logical devices implemented using quantum cellular automata , 1994 .

[34]  K. Yano,et al.  A 3-D single-electron-memory cell structure with 2F/sup 2/ per bit , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[35]  J. P. A. Van Der Wagt.  Tunneling-based SRAM : Special issue on quantum devices and their applications , 1999 .

[36]  E. Leobandung,et al.  Si single-electron MOS memory with nanoscale floating-gate and narrow channel , 1996, International Electron Devices Meeting. Technical Digest.

[37]  Fulton,et al.  Determination of Coulomb-blockade resistances and observation of the tunneling of single electrons in small-tunnel-junction circuits. , 1991, Physical review letters.

[38]  Han,et al.  Measurement of single electron lifetimes in a multijunction trap. , 1994, Physical review letters.

[39]  Yoshihito Amemiya,et al.  Binary-decision-diagram device , 1995 .

[40]  Kazuo Yano,et al.  Transport characteristics of polycrystalline‐silicon wire influenced by single‐electron charging at room temperature , 1995 .

[41]  T. Tanaka,et al.  An 80 ns 1 Mb flash memory with on-chip erase/erase-verify controller , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[42]  Konstantin K. Likharev,et al.  Coulomb blockade of single-electron tunneling, and coherent oscillations in small tunnel junctions , 1986 .

[43]  John Lambe,et al.  Charge-Quantization Studies Using a Tunnel Capacitor , 1969 .

[44]  H. Namatsu,et al.  Conductance oscillations of a Si single electron transistor at room temperature , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[45]  Yoshihito Amemiya,et al.  Boltzmann machine neuron circuit using single-electron tunneling , 1997 .