One-to-Many: Context-Oriented Code for Concurrent Error Detection

The paper deals with context-oriented codes for concurrent error detection. We consider a fault model for which, in the presence of a fault, the values on the circuit’s output are arbitrary. This model allows one to design an error detection code without analyzing sensitive parts or error cones in the synthesized circuit. Conventional coding schemes are based on a one-to-one mapping between an original output vector (information word) and a codeword. In this paper, we introduce a different approach, which we call one-to-many coding. In one-to-many code, each codeword comprises a predefined set of words. The functional unit is referred to as an encoder enabling each activation to map an information word to a different word. This flexible mapping system results in a lower implementation cost of the functional unit and its checker.

[1]  Hana Kubatova,et al.  Fault tolerant system design method based on self-checking circuits , 2006, 12th IEEE International On-Line Testing Symposium (IOLTS'06).

[2]  F. MacWilliams,et al.  The Theory of Error-Correcting Codes , 1977 .

[3]  Richard Edwin Stearns,et al.  Pair Algebra and Its Application to Automata Theory , 1964, Inf. Control..

[4]  P. K. Lala.  Self-Checking and Fault-Tolerant Digital Design , 1995 .

[5]  D. König.  Über Graphen und ihre Anwendung auf Determinantentheorie und Mengenlehre , 1916 .

[6]  Yiorgos Makris,et al.  Entropy-driven parity-tree selection for low-overhead concurrent error detection in finite state machines , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Vl. V. Saposhnikov,et al.  Design of self-checking unidirectional combinational circuits with low area overhead , 1996 .

[8]  Kartik Mohanram,et al.  Approximate logic circuits for low overhead, non-intrusive concurrent error detection , 2008, 2008 Design, Automation and Test in Europe.

[9]  Osnat Keren,et al.  A class of array codes correcting multiple column erasures , 1997, IEEE Trans. Inf. Theory.

[10]  Osnat Keren,et al.  Arbitrary Error Detection in Combinational Circuits by Using Partitioning , 2008, 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems.

[11]  Mario Blaum,et al.  New array codes for multiple phased burst correction , 1993, IEEE Trans. Inf. Theory.

[12]  Alexander Schrijver.  Bipartite Edge Coloring in O(Delta m) Time , 1998, SIAM J. Comput..

[13]  Jay M. Berger.  A Note on Error Detection Codes for Asymmetric Channels , 1961, Inf. Control..

[14]  Richard Cole,et al.  Edge-Coloring Bipartite Multigraphs in O(E logD) Time , 1999, Comb..

[15]  Ilya Levin,et al.  Implementation of concurrent checking circuits by independent sub-circuits , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[16]  Bella Bose,et al.  Systematic Unidirectional Error-Detecting Codes , 1985, IEEE Transactions on Computers.

[17]  Jacob A. Abraham,et al.  A low-cost concurrent error detection technique for processor control logic , 2008, 2008 Design, Automation and Test in Europe.

[18]  Prithviraj Banerjee,et al.  RSYN: a system for automated synthesis of reliable multilevel circuits , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[19]  Nur A. Touba,et al.  Logic synthesis of multilevel circuits with concurrent error detection , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  Mark G. Karpovsky,et al.  On-line Self-Checking of Microprogram Control Units , 2001 .

[21]  James E. Smith.  On Separable Unordered Codes , 1984, IEEE Transactions on Computers.

[22]  Niraj K. Jha,et al.  Design and synthesis of self-checking VLSI circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[23]  Thomas M. Cover,et al.  Elements of Information Theory , 2005 .

[24]  Vl. V. Saposhnikov,et al.  A New Design Method for Self-Checking Unidirectional Combinational Circuits , 1998, J. Electron. Test..