Production test challenges for highly integrated mobile phone SOCs — A case study

Production test is a significant driver of semiconductor manufacturing cost. Test cost is highly influenced by the test concept of a product. This paper gives an overview over the test concept of a complex mobile phone SOC. The particular example is a highly integrated SOC for entry-level mobile phones. The SOC consists, besides digital processing units, of a variety of embedded M/S blocks, an embedded FM radio, and a complete RF transceiver for mobile communication. The paper describes the production test approaches for different groups of embedded circuitry, e.g. digital logic, mixed-signal, etc. Design-for-Test measures are briefly described. A breakdown of relative test times, proportional to production test cost, with respect to different groups of circuitry is presented. Limitations of existing test equipment and future challenges in order to further reduce test cost for complex SOCs are explained based on industrial implementation experience.

[1]  Nilanjan Mukherjee,et al.  Industrial experience with adoption of edt for low-cost test without concessions , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[2]  Nilanjan Mukherjee,et al.  Embedded deterministic test for low cost manufacturing test , 2002, Proceedings. International Test Conference.

[3]  Matthias Beck,et al.  Logic design for on-chip test clock generation - implementation details and impact on delay test quality , 2005, Design, Automation and Test in Europe.

[4]  Ad J. van de Goor,et al.  Semiconductor manufacturing process monitoring using built-in self-test for embedded memories , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[5]  Carsten Wegener,et al.  Utilizing On-chip Resources for Testing Embedded Mixed-signal Cores , 2009, J. Electron. Test..

[6]  Steffen Paul,et al.  Memory built-in self-repair using redundant words , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[7]  Carl Edward Gray,et al.  Low-cost multi-gigahertz test systems using CMOS FPGAs and PECL , 2005, Design, Automation and Test in Europe.

[8]  Michael Gössel,et al.  Doubling Test Cell Throughput by On-Loadboard Hardware- Implementation and Experience in a Production Environment , 2009, 2009 14th IEEE European Test Symposium.

[9]  Harald P. E. Vranken,et al.  Enhanced Reduced Pin-Count Test for Full-Scan Design , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[10]  Georgi Gaydadjiev,et al.  March LR: a test for realistic linked faults , 1996, Proceedings of 14th VLSI Test Symposium.

[11]  Roland May,et al.  FPGA Architecture for RF Transceiver System and Mixed-Signal Low Cost Tests , 2007, 12th IEEE European Test Symposium (ETS'07).

[12]  Wu-Tung Cheng,et al.  Compression mode diagnosis enables high volume monitoring diagnosis flow , 2005, IEEE International Conference on Test, 2005..