Early Analysis of Soft Error Effects for Aerospace Applications Using Probabilistic Model Checking

SRAM-based FPGAs are increasingly popular in the aerospace industry for their field programmability and low cost. However, they suffer from cosmic radiation induced Single Event Upsets (SEUs), commonly known as soft errors. In safety-critical applications, the dependability of the design is a prime concern since failures may have catastrophic consequences. An early analysis of dependability and performance of such safety-critical applications can reduce the design effort and increases the confidence. This paper introduces a novel methodology based on probabilistic model checking, to analyze the dependability and performability properties of safety-critical systems for early design decisions. Starting from a high-level description of a model, a Markov reward model is constructed from the Control Data Flow Graph (CDFG) of the system and a component characterization library targeting FPGAs. Such an exhaustive model captures all the failures and repairs possible in the system within the radiation environment. We present a case study based on a benchmark circuit to illustrate the applicability of the proposed approach and to demonstrate that a wide range of useful dependability and performability properties can be analyzed using our proposed methodology.

[1]  Mahmut T. Kandemir,et al.  Reliability-centric high-level synthesis , 2005, Design, Automation and Test in Europe.

[2]  Ragnar Huslende,et al.  A combined evaluation of performance and reliability for degradable systems , 1981, SIGMETRICS '81.

[3]  Miodrag Potkonjak,et al.  Heterogeneous BISR-approach using system level synthesis flexibility , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.

[4]  Yvon Savaria,et al.  A Library-Based Early Soft Error Sensitivity Analysis Technique for SRAM-Based FPGA Design , 2013, J. Electron. Test..

[5]  Barry R. Borgerson,et al.  A Reliability Model for Gracefully Degrading and Standby-Sparing Systems , 1975, IEEE Transactions on Computers.

[6]  Austin Lesea,et al.  Continuing Experiments of Atmospheric Neutron Effects on Deep Submicron Integrated Circuits , 2008 .

[7]  Raoul Velazco,et al.  SEU Fault-Injection in VHDL-Based Processors: A Case Study , 2012, 2012 13th Latin American Test Workshop (LATW).

[8]  Krishna M. Kavi,et al.  A Formal Definition of Data Flow Graph Models , 1986, IEEE Transactions on Computers.

[9]  Janak H. Patel,et al.  Reliability of scrubbing recovery-techniques for memory systems , 1990 .

[10]  Michael J. Wirthlin,et al.  FPGA partial reconfiguration via configuration scrubbing , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[11]  Eric Senn,et al.  ∂ GAUT: A High-Level Synthesis Tool for DSP applications , 2008 .

[12]  John Lach,et al.  A Markov reward model for reliable synchronous dataflow system design , 2004, International Conference on Dependable Systems and Networks, 2004.

[13]  G Allen,et al.  Assessing and mitigating radiation effects in Xilinx SRAM FPGAs , 2008, 2008 European Conference on Radiation and Its Effects on Components and Systems.

[14]  William J. Stewart,et al.  Introduction to the numerical solution of Markov Chains , 1994 .

[15]  Mihalis Psarakis,et al.  A low-cost SEU fault emulation platform for SRAM-based FPGAs , 2006, 12th IEEE International On-Line Testing Symposium (IOLTS'06).

[16]  M. Caffrey,et al.  Correcting single-event upsets through virtex partial configuration , 2000 .

[17]  Kishor S. Trivedi,et al.  Performability Analysis: Measures, an Algorithm, and a Case Study , 1988, IEEE Trans. Computers.

[18]  Ching Hu,et al.  NSEU Mitigation in Avionics Applications , 2010 .

[19]  Ramesh Karri,et al.  High-Level Synthesis of Fault-Secure Microarchitectures , 1993, 30th ACM/IEEE Design Automation Conference.

[20]  Christel Baier,et al.  Approximate Symbolic Model Checking of Continuous-Time Markov Chains , 1999, CONCUR.

[21]  Minh N. Do,et al.  Youn-Long Steve Lin , 1992 .

[22]  Pierre G. Paulin,et al.  Force-directed scheduling for the behavioral synthesis of ASICs , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[23]  M.D. Beaudry,et al.  PERFORMANCE RELATED RELIABILITY MEASURES FOR COMPUTING SYSTEMS , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing, 1995, ' Highlights from Twenty-Five Years'..

[24]  J. Lach,et al.  IC modeling for yield-aware design with variable defect rates , 2005, Annual Reliability and Maintainability Symposium, 2005. Proceedings..