DC-100-GHz frequency doublers in InP DHBT technology

Broad-band monolithic integrated active frequency doublers operating in dc-100-GHz frequency range are presented. Circuits are fabricated in a self-aligned InP double heterojunction bipolar transistor process. Three integrated doubler versions have been designed. Inductive peaking and active splitting effects are quantified and compared. Circuit measurements give sinusoidal output waveform at 100 GHz with an rms timing jitter of 400 fs. Circuits have a maximum conversion gain of +1 dB at 60 GHz. the fundamental suppression is better than 24 dB in the whole frequency range.

[1]  E. M. Cherry,et al.  The Design of Wide-Band Transistor Feedback Amplifiers , 1963 .

[3]  Barrie Gilbert,et al.  A precise four-quadrant multiplier with subnanosecond response , 1968, IEEE Solid-State Circuits Newsletter.

[4]  Pascal Nouet,et al.  DC-100-GHz frequency doublers in InP DHBT technology , 2005 .

[5]  S. Bahl,et al.  An accurate, large signal, high frequency model for GaAs HBTs , 1996, GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium. 18th Annual Technical Digest 1996.

[6]  J. Bock,et al.  42 GHz active frequency doubler in SiGe bipolar technology , 2002, 2002 3rd International Conference on Microwave and Millimeter Wave Technology, 2002. Proceedings. ICMMT 2002..

[7]  Agnieszka Konczykowska,et al.  MSI InP/InGaAs DHBT technology: beyond 40 Gbit/s circuits , 2002, Conference Proceedings. 14th Indium Phosphide and Related Materials Conference (Cat. No.02CH37307).

[8]  L. Treitinger,et al.  Gilbert multiplier as an active mixer with conversion gain bandwidth of up to 17 GHz , 1991 .

[9]  T. Nakagawa,et al.  Miniaturized and broadband V-band balanced frequency doubler for highly integrated 3-D MMIC , 2002, 2002 IEEE MTT-S International Microwave Symposium Digest (Cat. No.02CH37278).

[10]  B. Razavi,et al.  Prospects of CMOS technology for high-speed optical communication circuits , 2001, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 23rd Annual Technical Digest 2001 (Cat. No.01CH37191).

[11]  S. Blayac,et al.  Design and measurement of very high bitrate digital ICs fabricated in InP HBT technology , 2003, IEEE MTT-S International Microwave Symposium Digest, 2003.

[12]  V. Radisic,et al.  164-GHz MMIC HEMT doubler , 2001, IEEE Microwave and Wireless Components Letters.

[13]  Kuo-Liang Deng,et al.  A miniature broad-band pHEMT MMIC balanced distributed doubler , 2003 .