CMOS SRAM test based on quiescent supply current in write operation

A large quiescent supply current of mA order flows when a data is written in a CMOS SRAM IC. In this paper, we discuss whether faulty CMOS SRAM ICs, which can not produce the expected outputs, can be detected by measuring quiescent supply currents generated in write operations instead of output logic values. A fault detection method based on the supply current is proposed and is evaluated by some experiments. The method detects 62% of the faulty CMOS SRAM ICs used in the experiments with a small number of test inputs. Also, the total test time can be reduced if the method is used as a pretest method of functional testing. These results suggest that faulty CMOS SRAM ICs can be detected by measuring the supply currents in write operations.

[1]  Ad J. van de Goor,et al.  An overview of deterministic functional RAM chip testing , 1990, CSUR.

[2]  Wojciech Maly,et al.  Test generation for current testing , 1989, [1989] Proceedings of the 1st European Test Conference.

[3]  Bas Verhelst,et al.  Functional and I/sub DDQ/ testing on a static RAM , 1990, Proceedings. International Test Conference 1990.

[4]  Ad J. van de Goor,et al.  Using March Tests to Test SRAMs , 1993, IEEE Des. Test Comput..

[5]  Charles F. Hawkins,et al.  Electrical Characteristics and Testing Considerations for Gate Oxide Shorts in CMOS ICs , 1985, ITC.

[6]  Hiroshi Yokoyama,et al.  A current testing for CMOS static RAMs , 1993, Records of the 1993 IEEE International Workshop on Memory Testing.

[7]  Wojciech Maly,et al.  Test generation for current testing (CMOS ICs) , 1990, IEEE Design & Test of Computers.