A Novel Gate-level NBTI Delay Degradation Model with Stacking Effect
暂无分享,去创建一个
[1] C.H. Kim,et al. An Analytical Model for Negative Bias Temperature Instability , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.
[2] Shekhar Y. Borkar,et al. Designing reliable systems from unreliable components: the challenges of transistor variability and degradation , 2005, IEEE Micro.
[3] M.A. Alam,et al. Mechanism of negative bias temperature instability in CMOS devices: degradation, recovery and impact of nitrogen , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[4] Ogawa,et al. Generalized diffusion-reaction model for the low-field charge-buildup instability at the Si-SiO2 interface. , 1995, Physical review. B, Condensed matter.
[5] James H. Stathis,et al. The negative bias temperature instability in MOS devices: A review , 2006, Microelectron. Reliab..
[6] D. Kwong,et al. Dynamic NBTI of p-MOS transistors and its impact on MOSFET scaling , 2002, IEEE Electron Device Letters.
[7] Yu Cao,et al. Modeling and minimization of PMOS NBTI effect for robust nanometer design , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[8] Yu Cao,et al. Predictive Modeling of the NBTI Effect for Reliable Design , 2006, IEEE Custom Integrated Circuits Conference 2006.
[9] Muhammad Ashraful Alam,et al. A comprehensive model of PMOS NBTI degradation , 2005, Microelectron. Reliab..
[10] Ku He,et al. Modeling of PMOS NBTI Effect Considering Temperature Variation , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).
[11] Srikanth Krishnan,et al. Impact of negative bias temperature instability on digital circuit reliability , 2005, Microelectron. Reliab..
[12] S. Selberherr,et al. Impact of NBTI-driven parameter degradation on lifetime of a 90nm p-MOSFET , 2005, 2005 IEEE International Integrated Reliability Workshop.
[13] Dennis Sylvester,et al. Transistor and pin reordering for gate oxide leakage reduction in dual T/sub ox/ circuits , 2004, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..
[14] M.A. Alam,et al. Theory of interface-trap-induced NBTI degradation for reduced cross section MOSFETs , 2006, IEEE Transactions on Electron Devices.
[15] Kaushik Roy,et al. Temporal Performance Degradation under NBTI: Estimation and Design for Improved Reliability of Nanoscale Circuits , 2006, Proceedings of the Design Automation & Test in Europe Conference.
[16] S. Mahapatra,et al. On the generation and recovery of interface traps in MOSFETs subjected to NBTI, FN, and HCI stress , 2006, IEEE Transactions on Electron Devices.
[17] B.C. Paul,et al. Impact of NBTI on the temporal performance degradation of digital circuits , 2005, IEEE Electron Device Letters.
[18] M. Denais,et al. NBTI degradation: From physical mechanisms to modelling , 2006, Microelectron. Reliab..
[19] Sachin S. Sapatnekar,et al. Impact of NBTI on SRAM read stability and design for reliability , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).