A 12.8-Gb/s/link tri-modal single-ended memory interface for graphics applications
暂无分享,去创建一个
A. Amirkhany | C. Yuan | K. Kaviani | D. Secker | S. Mukherjee | S. Srinivas | T. Wu | J. Wei | J. Shen | T. Chin | W. Beyene | V. Gadde | C. Huang | P. Le | M. M | C. Madden | N. Mishra | L. Raghavan | K. Saito | F. Shuaeb | K. Vyas | M. Jain | C. Tran | A. Vaidyanathan | K. Chang
[1] Lei Luo,et al. A 32mW 7.4Gb/s protocol-agile source-series-terminated transmitter in 45nm CMOS SOI , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[2] Karthik Gopalakrishnan,et al. Single-ended transceiver design techniques for 5.33Gb/s graphics applications , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[3] A. Amirkhany,et al. A tri-modal 20Gbps/link differential/DDR3/GDDR5 memory interface , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.