A 12.8-Gb/s/link tri-modal single-ended memory interface for graphics applications

A single-ended (SE) memory interface utilizing a compact voltage-mode (VM) driver and equalizer, and a reference-voltage (VREF) noise tracking system achieves 12.8-Gbps per pin data rate. Same interface can also communicate with 6.4-Gbps GDDR5 and 1.6-Gbps DDR3 DRAM with no package change. Implemented in a 40-nm CMOS process, the x16 tri-modal interface achieves an energy efficiency of better than 5.0-mW/Gbps per data link at 12.8-Gbps.

[1]  Lei Luo,et al.  A 32mW 7.4Gb/s protocol-agile source-series-terminated transmitter in 45nm CMOS SOI , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[2]  Karthik Gopalakrishnan,et al.  Single-ended transceiver design techniques for 5.33Gb/s graphics applications , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  A. Amirkhany,et al.  A tri-modal 20Gbps/link differential/DDR3/GDDR5 memory interface , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.