A digital clock and data recovery architecture for multi-gigabit/s binary links
暂无分享,去创建一个
[1] C. Andre T. Salama,et al. A 10Gb/s CDR with a half-rate bang-bang phase detector , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..
[2] Mark Horowitz,et al. A 0.4-4-Gb/s CMOS quad transceiver cell using on-chip regulated dual-loop PLLs , 2003 .
[3] R. Senthinathan,et al. A 33-mW 8-Gb/s CMOS clock multiplier and CDR for highly integrated I/Os , 2004, IEEE Journal of Solid-State Circuits.
[4] J. Stonick,et al. A 0.6 to 9.6Gb/s binary backplane transceiver core in 0.13/spl mu/m CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[5] Stefanos Sidiropoulos,et al. A semidigital dual delay-locked loop , 1997 .
[6] R. Walker. Designing Bang-Bang PLLs for Clock and Data Recovery in Serial Data Transmission Systems , .
[7] J. Wei,et al. A 0.4-4 Gb/s CMOS quad transceiver cell using on-chip regulated dual-loop PLLs , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).
[8] Yoshiyasu Doi,et al. A CMOS multi-channel 10-Gb/s Transceiver , 2003 .
[9] Behzad Razavi. Designing BangBang PLLs for Clock and Data Recovery in Serial Data Transmission Systems , 2003 .
[10] H. Tamura,et al. 5 Gb/s bidirectional balanced-line link compliant with plesiochronous clocking , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[11] D. Weinlader,et al. A 15mW 3.125GHz PLL for serial backplane transceivers in 0.13 /spl mu/m CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[12] B. Razavi,et al. Analysis and modeling of bang-bang clock and data recovery circuits , 2004, IEEE Journal of Solid-State Circuits.
[13] G. Siouris,et al. Nonlinear Control Engineering , 1977, IEEE Transactions on Systems, Man, and Cybernetics.
[14] C. Andre,et al. Jitter analysis of a PLL-based CDR with a bang-bang phase detector , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..
[15] C. Zimmermann,et al. A 10-gb/s CMOS clock and data recovery circuit with an analog phase interpolator , 2005, IEEE Journal of Solid-State Circuits.
[16] Yueming Jiang,et al. A compact phase interpolator for 3.125G Serdes application , 2003, Southwest Symposium on Mixed-Signal Design, 2003..