Cosmic and Terrestrial Single-Event Effects in Dynamic Random Access

A review of the literature on single-event radiation effects (SEE) on MOS integrated-circuit dynamic random access memories (DRAM's) is presented. The sources of single-event (SE) radiation particles, causes of circuit informatidn loss, ex- perimental observations of SE information upset, technological developments for error mitigation, and relationships of develop- mental trends to SE vulnerability are discussed. I. INTRODUCTION HE first circuit error due to cosmic rays (space-borne, ionizing radiation particles) was observed in the bipolar flip-flop circuits of a space-borne communication system in 1975 (l). This discovery was followed in short order by an industry-shaking observation of errors due to ionizing particles in ground-bused systems-the culpable electronic circuit in this case was a metal-oxide-semiconductor (MOS) dynamic random access memory (DRAM). In 1978, May and Woods (2) experimentally observed soft (correctable) errors in 4-k DRAM's due to single alpha particles passing through the silicon substrate-single events. Later that same year, Pickel and Blandford reported cosmic-ray-induced single-event up- sets (SEU) in space-borne DRAM's (3). Since these early reports, the so-called single-event effects (SEE)--circuit re- sponses to impinging single, high-energy, particles of ionizing radiation-have generated a plethora of debate, study, analysis, and modeling. Concern over these radiation effects, and the vulnerability of electronic circuits to both space and terrestrial varieties of these particles, has driven two decades of research and technological advances. While the MOS DRAM has, historically, been an important circuit class for the study of single-event effects, the acute susceptibility of these circuits to radiation has influenced two major technological trends. First is the development of more complex sister circuits, i.e., static random access memories (SRAM's) and radiation-hardened SRAM's, for specialized tasks requiring radiation tolerance; these tasks include both military hi-re1 and space applications. High-re1 users have, historically, passed over DRAM'S in preference to radiation- hardened and noise-tolerant SRAM technologies (4)-(6)-a trend that may be changing-leading to limited research in the effects of cosmic radiation on these parts. Second, because DRAM's are so SEU vulnerable as to be susceptible to even the relatively benign and attenuated environment of the desk top, as well as the natural radiation-decay emissions from

[1]  A. B. Campbell,et al.  Charge Transport by the Ion Shunt Effect , 1986, IEEE Transactions on Nuclear Science.

[2]  P. Mcnulty,et al.  Effectiveness of CMOS Charge Reflection Barriers in Space Radiation Environments , 1987, IEEE Transactions on Nuclear Science.

[3]  Kiyoo Itoh,et al.  A corrugated capacitor cell (CCC) for megabit dynamic MOS memories , 1982 .

[4]  R. Koga,et al.  Single Event Error Immune CMOS RAM , 1982, IEEE Transactions on Nuclear Science.

[5]  R.H. Dennard,et al.  Evolution of the MOSFET dynamic RAM—A personal view , 1984, IEEE Transactions on Electron Devices.

[6]  K. Arimoto,et al.  A built-in Hamming code ECC circuit for DRAMs , 1989 .

[7]  J. Ziegler,et al.  Effect of Cosmic Rays on Computer Memories , 1979, Science.

[8]  H. Kalter,et al.  An Experimental 120 NS One-Half Megabit Dynamic RAM with Plate Push Cell , 1983, 1983 Symposium on VLSI Technology. Digest of Technical Papers.

[9]  H. R. Schwartz,et al.  Single-Event Upset (SEU) in a Dram with On-Chip Error Correction , 1987, IEEE Transactions on Nuclear Science.

[10]  B. D. Shafer,et al.  The design of radiation-hardened ICs for space: a compendium of approaches , 1988, Proc. IEEE.

[11]  A. B. Campbell,et al.  SEU flight data from the CRRES MEP , 1991 .

[12]  D. Binder,et al.  Satellite Anomalies from Galactic Cosmic Rays , 1975, IEEE Transactions on Nuclear Science.

[13]  R. D. Rasmussen Spacecraft electronics design for radiation tolerance , 1988 .

[14]  Shojiro Asai,et al.  A soft error rate model for MOS dynamic RAM's , 1982 .

[15]  T. May,et al.  Alpha-particle-induced soft errors in dynamic memories , 1979, IEEE Transactions on Electron Devices.

[16]  K. Fujishima,et al.  Cell-Plate Line Connecting Complementary Bitline (c/sup 3/) Architecture For Battery Operating DRAMs , 1991, 1991 Symposium on VLSI Circuits.

[17]  K. Yamaguchi,et al.  Two-Dimensional Numerical Model of Memory Devices with a Corrugated Capacitor Cell Structure , 1985, IEEE Journal of Solid-State Circuits.

[18]  J. Yamada Selector-line merged built-in ECC technique for DRAMs , 1987 .

[19]  K. Sonoda,et al.  Charge Collection Control Using Retrograde Well Tested by Proton Microprobe Irradiation , 1993 .

[20]  K. Itoh Trends in megabit DRAM circuit design , 1990 .

[21]  Eiji Takeda,et al.  Alpha-Particle-Induced Source-Drain Penetration (ALPEN) Effects -A New Soft Error Phenomenon- , 1987 .

[22]  Hideto Hidaka,et al.  Cell-plate line connecting complementary bit-line (C/sup 3/) architecture for battery-operated DRAMs , 1992 .

[23]  J.A. Seitchik,et al.  IVB-6 alpha-particle-induced charge transfer between closely spaced memory cells , 1985, IEEE Transactions on Electron Devices.

[24]  Lloyd W. Massengill,et al.  Single event mirroring and DRAM sense amplifier designs for improved single-event-upset performance , 1994 .

[25]  Toshio Yamada,et al.  A 4-Mbit DRAM with 16-bit concurrent ECC , 1988 .

[26]  R. H. Dennard,et al.  Alpha-particle-induced soft error rate in VLSI circuits , 1982 .

[27]  R. Baumann,et al.  Boron compounds as a dominant source of alpha particles in semiconductor devices , 1995, Proceedings of 1995 IEEE International Reliability Physics Symposium.

[28]  S. Kirkpatrick Modeling diffusion and collection of charge from ionizing radiation in silicon devices , 1979, IEEE Transactions on Electron Devices.

[29]  H. Masuda,et al.  An n-well CMOS dynamic RAM , 1982, IEEE Transactions on Electron Devices.

[30]  Yoshio Matsuda,et al.  MECHANISM OF BIT LINE MODE SOFT ERROR FOR DRAM. , 1987 .

[31]  Pinaki Mazumder An on-chip ECC circuit for correcting soft errors in DRAMs with trench capacitors , 1992 .

[32]  J. C. Pickel,et al.  Cosmic Ray Induced in MOS Memory Cells , 1978, IEEE Transactions on Nuclear Science.

[33]  James H. Adams,et al.  The Natural Radiation Environment inside Spacecraft , 1982, IEEE Transactions on Nuclear Science.

[34]  W. Reczek,et al.  Design Concept for Radiation Hardening of Low Power and Low Voltage Dynamic Memories , 1994, ESSCIRC '94: Twientieth European Solid-State Circuits Conference.

[35]  Y. Hokari,et al.  Buried storage electrode (BSE) cell for megabit DRAMs , 1985, 1985 International Electron Devices Meeting.

[36]  A.M. Mohsen,et al.  Alpha-particle-induced charge collection measurements and the effectiveness of a novel p-well protection barrier on VLSI memories , 1985, IEEE Transactions on Electron Devices.

[37]  E. G. Stassinopoulos,et al.  Space radiation evaluation of 16 Mbit DRAMs for mass memory applications , 1994 .

[38]  Eugene Normand,et al.  Investigation and Characterization of SEU Effects and Hardening Strategies in Avionics. , 1995 .

[39]  H. R. Schwartz,et al.  TRENDS IN DEVICE SEE SUSCEPTIBILITY FROM HEAVY IONS , 1995, Proceedings of 1995 IEEE Nuclear and Space Radiation Effects Conference (NSREC'95).

[40]  G.A. Sai-Halasz,et al.  A buried N-grid for protection against radiation induced charge collection in electronic circuits , 1981, 1981 International Electron Devices Meeting.

[41]  R. Barry,et al.  Single event effect proton and heavy ion test results in support of candidate NASA programs , 1995, Proceedings of 1995 IEEE Nuclear and Space Radiation Effects Conference (NSREC'95).

[42]  Lloyd W. Massengill,et al.  Effects of process parameter distributions and ion strike locations on SEU cross-section data (CMOS SRAMs) , 1993 .

[43]  R. Harboe-Sorensen,et al.  Radiation testing of flight lots for MARS-94 covering-semiconductor types as 4 M-BIT DRAM, 256 K-BIT SRAM, 256 K-BIT EEPROM and a 53C90 SCSI controller , 1993, RADECS 93. Second European Conference on Radiation and its Effects on Components and Systems (Cat. No.93TH0616-3).

[44]  Allan H. Johnston,et al.  A new class of single event hard errors [DRAM cells] , 1994 .

[45]  D. Critchlow,et al.  A substrate-plate trench-capacitor (SPT) memory cell for dynamic RAM's , 1986 .

[46]  R. J. McPartland Circuit simulations of alpha-particle-induced soft errors in MOS dynamic RAMs , 1981 .

[47]  K. Fujishima,et al.  A storage-node-boosted RAM with word-line delay compensation , 1982, IEEE Journal of Solid-State Circuits.

[48]  A.F. Tasch,et al.  The Hi-C RAM cell concept , 1977, IEEE Transactions on Electron Devices.

[49]  J.D. Meindl,et al.  Physical limits of VLSI dRAM's , 1985, IEEE Transactions on Electron Devices.

[50]  T. May Soft Errors in VLSI: Present and Future , 1979 .

[51]  Pinaki Mazumder,et al.  Design of a Fault-Tolerant Three-Dimensional Dynamic Random-Access Memory with On-Chip Error-Correcting Circuit , 1993, IEEE Trans. Computers.

[52]  R. Harboe-Sorensen,et al.  Heavy ion, proton and Co-60 radiation evaluation of 16 Mbit DRAM memories for space application , 1995, Proceedings of 1995 IEEE Nuclear and Space Radiation Effects Conference (NSREC'95).

[53]  D. Bouldin The measurement of alpha particle emissions from semiconductor memory materials , 1981 .

[54]  D. Yaney,et al.  Alpha particle tracks in silicon and their effect on dynamic MOS RAM reliability , 1978, 1978 International Electron Devices Meeting.

[55]  Lloyd W. Massengill,et al.  A proposed SEU tolerant dynamic random access memory (DRAM) cell , 1994 .

[56]  K. Jenkins,et al.  Ion microbeam probing of sense amplifiers to analyze single event upsets in a CMOS DRAM , 1991 .

[57]  Kiyoo Itoh,et al.  A diagonal active-area stacked capacitor DRAM cell with storage capacitor on bit line , 1990 .

[58]  S. Duzellier,et al.  Heavy Ton / Proton Test Results On High Integrated Memories , 1993, 1993 IEEE Radiation Effects Data Workshop.

[59]  Sohei Manabe,et al.  Impact of the minority carrier outflow (MCO) effect on the /spl alpha/-particle-induced soft error of scaled DRAMs , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[60]  J. Zoutendyk,et al.  Characterization of multiple-bit errors from single-ion tracks in integrated circuits , 1989 .

[61]  John P. Retzler Fault Tolerant Memories for Single Particle Radiation Effects , 1981, IEEE Transactions on Nuclear Science.

[62]  P. Garnier,et al.  Total dose failures in advanced electronics from single ions , 1993 .

[63]  E. A. Burke,et al.  Calculation of Cosmic-Ray Induced Soft Upsets and Scaling in VLSI Devices , 1982, IEEE Transactions on Nuclear Science.

[64]  A. F. Tasch,et al.  Memory cell and technology issues for 64- and 256-Mbit one-transistor cell MOSD DRAMs , 1989, Proc. IEEE.

[65]  John A. Zoutendyk,et al.  Response of a DRAM to single-ion tracks of different heavy-ion species and stopping powers , 1990 .

[66]  H. R. Schwartz,et al.  Overview Of Device See Susceptibility From Heavy Ions , 1993, 1993 IEEE Radiation Effects Data Workshop.