33.1 A 74 TMACS/W CMOS-RRAM Neurosynaptic Core with Dynamically Reconfigurable Dataflow and In-situ Transposable Weights for Probabilistic Graphical Models
暂无分享,去创建一个
Gert Cauwenberghs | Wenqiang Zhang | Weier Wan | Rajkumar Kubendran | S. Burc Eryilmaz | Yan Liao | Dabin Wu | Stephen Deiss | Bin Gao | Priyanka Raina | Siddharth Joshi | Huaqiang Wu | H.-S. Philip Wong | G. Cauwenberghs | H. Wong | Huaqiang Wu | B. Gao | Wenqiang Zhang | S. Deiss | S. Eryilmaz | Priyanka Raina | S. Joshi | W. Wan | R. Kubendran | Dabin Wu | Yan Liao | Siddharth Joshi
[1] Meng-Fan Chang,et al. A 65nm 1Mb nonvolatile computing-in-memory ReRAM macro with sub-16ns multiply-and-accumulate for binary DNN AI edge processors , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).
[2] Zhengya Zhang,et al. A fully integrated reprogrammable memristor–CMOS system for efficient multiply–accumulate operations , 2019, Nature Electronics.
[3] Ryutaro Yasuhara,et al. A 4M Synapses integrated Analog ReRAM based 66.5 TOPS/W Neural-Network Processor with Cell Current Controlled Writing and Flexible Network Architecture , 2018, 2018 IEEE Symposium on VLSI Technology.
[4] Xin Zheng,et al. Error-Resilient Analog Image Storage and Compression with Analog-Valued RRAM Arrays: An Adaptive Joint Source-Channel Coding Approach , 2018, 2018 IEEE International Electron Devices Meeting (IEDM).
[5] Meng-Fan Chang,et al. 24.1 A 1Mb Multibit ReRAM Computing-In-Memory Macro with 14.6ns Parallel MAC Computing Time for CNN Based AI Edge Processors , 2019, 2019 IEEE International Solid- State Circuits Conference - (ISSCC).