23.1 A 7.5Gb/s/pin LPDDR5 SDRAM With WCK Clocking and Non-Target ODT for High Speed and With DVFS, Internal Data Copy, and Deep-Sleep Mode for Low Power

High-speed and low-power techniques for the latest mobile DRAMs, such as LPDDR4/4X [1–3], have been developed to enable high-resolution displays, multiple cameras and 4G communication in mobile devices. However, DRAM with higher bandwidth and lower power consumption than LPDDR4X is indispensable to support 5G communication, on-device artificial intelligence and advanced driver assistance systems. In this paper, we present a 1st generation 10nm-class process LPDDR5. It includes novel schemes that increase the maximum bandwidth, such as WCK clocking and non-target ODT (NT-ODT). Power consumption is also reduced by low power schemes, such as dynamic voltage-frequency scaling (DVFS), an internal data-copy function called write-X and a deep-sleep mode (DSM).

[1]  R.W. Brodersen,et al.  A dynamic voltage scaled microprocessor system , 2000, IEEE Journal of Solid-State Circuits.

[2]  Yong Jae Lee,et al.  A 16Gb 18Gb/S/pin GDDR6 DRAM with per-bit trainable single-ended DFE and PLL-less clocking , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[3]  Hoon Shin,et al.  A 16Gb LPDDR4X SDRAM with an NBTI-tolerant circuit solution, an SWD PMOS GIDL reduction technique, an adaptive gear-down scheme and a metastable-free DQS aligner in a 10nm class DRAM process , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[4]  Michael Richter,et al.  23.1 An 8Gb 12Gb/s/pin GDDR5X DRAM for cost-effective high-performance applications , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[5]  Hyoung-Joo Kim,et al.  25.1 A 3.2Gb/s/pin 8Gb 1.0V LPDDR4 SDRAM with integrated ECC engine for sub-1V DRAM core operation , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).