A 56-Gb/s Transimpedance Amplifier in 0.13-µm SiGe BiCMOS for an Optical Receiver with -18.8-dBm Input Sensitivity

This paper describes a 56-Gb/s transimpedance amplifier with a level-shift circuit and double-feedback-loop (DFB) compensation architecture to achieve high input sensitivity. The level-shift circuit placed between a main transimpedance amplifier and a post amplifier mitigates the trade-off between the bandwidth and noise of the receiver, which reduces the input referred noise by 70%. The DFB compensates for process variation without increasing the noise. The transimpedance amplifier was fabricated in 0.13-um SiGe BiCMOS technology and packaged with an avalanche photodiode. The 3-dB bandwidth of 38.4 GHz and the input referred noise current density of 14.8 pA/rtHz are achieved. These are the best performance among published 50-Gb/s-class transimpedance amplifiers for optical communication.

[1]  Yoshiyasu Doi,et al.  A 56-Gb/s receiver front-end with a CTLE and 1-tap DFE in 20-nm CMOS , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[2]  Tanaka Shinsuke,et al.  A 25Gb/s Hybrid Integrated Silicon Photonic Transceiver in 28nm CMOS and SOI , 2015 .

[3]  Xin Yin,et al.  A 40-Gb/s Transimpedance Amplifier for Optical Links , 2015, IEEE Photonics Technology Letters.

[4]  Frederic Boeuf,et al.  Hybrid Silicon Photonic Circuits and Transceiver for 50 Gb/s NRZ Transmission Over Single-Mode Fiber , 2015, Journal of Lightwave Technology.

[5]  Dietmar Kissinger,et al.  A 40 Gb/s Monolithically Integrated Linear Photonic Receiver in a $0.25~\mu {\rm m}$ BiCMOS SiGe:C Technology , 2015, IEEE Microwave and Wireless Components Letters.

[6]  T. Ishibashi,et al.  50-Gbit/s vertical illumination avalanche photodiode for 400-Gbit/s Ethernet systems. , 2014, Optics express.

[7]  Yoichi Koyanagi,et al.  22.2 A 25Gb/s hybrid integrated silicon photonic transceiver in 28nm CMOS and SOI , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[8]  Chih-Chang Lin,et al.  8.4 A 28Gb/s 1pJ/b shared-inductor optical receiver with 56% chip-area reduction in 28nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).