Performance modeling of resonant tunneling-based random-access memories
暂无分享,去创建一个
[1] Hiroyuki Yamauchi,et al. A 20 ns battery-operated 16 Mb CMOS DRAM , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[2] J.P.A. van der Wagt,et al. Tunneling-based SRAM , 1999, Proc. IEEE.
[3] Konstantin Nikolic,et al. The relative success of nanoscale RTD, SET and EQCA devices as replacements for CMOS at the system level , 2001, Proceedings of the 2001 1st IEEE Conference on Nanotechnology. IEEE-NANO 2001 (Cat. No.01EX516).
[4] Hyungsoon Shin. Modeling of alpha-particle-induced soft error rate in DRAM , 1999 .
[5] Pinaki Mazumder,et al. Digital circuit applications of resonant tunneling devices , 1998, Proc. IEEE.
[6] Pinaki Mazumder,et al. Device and circuit simulation of quantum electronic devices , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] J.P.A. van der Wagt,et al. Tunnelling-based SRAM , 1999 .
[8] Changhong Dai,et al. Impact of CMOS process scaling and SOI on the soft error rates of logic processes , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).
[9] Pinaki Mazumder,et al. Design and Analysis of Resonant-Tunneling-Diode (RTD) Based High Performance Memory System (Special Issue on Integrated Electronics and New System Paradigms) , 1999 .
[10] H.J. De Los Santos,et al. Physics-based RTD current-voltage equation , 1996, IEEE Electron Device Letters.
[11] L. Esaki,et al. Resonant tunneling in semiconductor double barriers , 1974 .