Multi-Gbit I/O and interconnect co-design for power efficient links

The co-design of a 10Gb/s 45nm CMOS transceiver and low-loss interconnect for parallel links demonstrates 1.4–2.4pJ/bit I/O power efficiency. A C4 bump pattern with an effective 20∶3 signal to ground ratio is implemented with on-die transmission line routing to escape from the I/O circuitry to the package-die interface. Top-of-the-package connector based (TPCB) interconnects, including high density interconnect (HDI), bonded polyimide (PI) flex, liquid crystal polymer (LCP) flex and micro-twinax cables, are trace length matched in bundles of 9 or 10 I/O lanes to minimize clocking power while requiring only 2-tap TX equalization and 106–373mVpp-diff TX swing. The link measured maximum lane-to-lane phase mismatch ranged from 6ps to 22ps.

[1]  J.A. Mix,et al.  High-Speed Flex-Circuit Chip-to-Chip Interconnects , 2008, IEEE Transactions on Advanced Packaging.

[2]  James E. Jaussi,et al.  A 47×10Gb/s 1.4mW/(Gb/s) parallel interface in 45nm CMOS , 2010, ISSCC.

[3]  James E. Jaussi,et al.  The future of electrical I/O for microprocessors , 2009, 2009 International Symposium on VLSI Design, Automation and Test.

[4]  James E. Jaussi,et al.  Future Microprocessor Interfaces: Analysis, Design and Optimization , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[5]  Ravi Kollipara,et al.  Design and testing of a high speed module based memory system , 2009, 2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems.

[6]  Bryan Casper,et al.  A 47$\,\times\,$ 10 Gb/s 1.4 mW/Gb/s Parallel Interface in 45 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[7]  James E. Jaussi,et al.  A Scalable 5–15 Gbps, 14–75 mW Low-Power I/O Transceiver in 65 nm CMOS , 2008, IEEE Journal of Solid-State Circuits.