Vesuvius-3D: A 3D-DfT demonstrator

IMEC and Cadence have jointly developed a 3D-DfT architecture that serves both 2.5D- and 3D-SICs. Originally targeting stacks of monolithic logic-only dies, over time this architecture has been extended to include (1) memory-on-logic stacks, (2) complex SOCs, and (3) multi-tower stacks. We have defined and implemented a full automation flow based on Cadence' RTL Compiler and Encounter Test. To demonstrate the capabilities of the 3D-DfT architecture and associated EDA flow, we designed a 3D-DfT Demonstrator circuit as part of an IMEC 3D chip stack nicknamed `Vesuvius-3D'. This test vehicle consists of two identical dies of 8.1×8.1mm2 in 65nm CMOS processed by GLOBALFOUNDRIES and IMEC. In this paper, we report on the design, test generation, processing, and pre-bond and post-bond measurement results of this 3D-DfT Demonstrator.

[1]  Brion L. Keller,et al.  Test methodologies and design automation for IBM ASICs , 1996, IBM J. Res. Dev..

[2]  Erik Jan Marinissen,et al.  DfT Architecture for 3D-SICs with Multiple Towers , 2011, 2011 Sixteenth IEEE European Test Symposium.

[3]  Mario H. Konijnenburg,et al.  A structured and scalable test access architecture for TSV-based 3D stacked ICs , 2010, 2010 28th VLSI Test Symposium (VTS).

[4]  Mario H. Konijnenburg,et al.  A DfT Architecture for 3D-SICs Based on a Standardizable Die Wrapper , 2012, J. Electron. Test..

[5]  Vivek Chickermane,et al.  Automated DfT insertion and test generation for 3D-SICs with embedded cores and multiple towers , 2013, 2013 18th IEEE European Test Symposium (ETS).

[6]  E. Beyne,et al.  Key elements for sub-50μm pitch micro bump processes , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[7]  Vivek Chickermane,et al.  A design for test perspective on I/O management , 1996, Proceedings International Conference on Computer Design. VLSI in Computers and Processors.

[8]  Erik Jan Marinissen,et al.  Evaluation of TSV and micro-bump probing for wide I/O testing , 2011, 2011 IEEE International Test Conference.

[9]  Erik Jan Marinissen,et al.  Direct probing on large-array fine-pitch micro-bumps of a wide-I/O logic-memory interface , 2014, 2014 International Test Conference.

[10]  Onnik Yaglioglu,et al.  Direct connection and testing of TSV and microbump devices using NanoPierce™ contactor for 3D-IC integration , 2012, 2012 IEEE 30th VLSI Test Symposium (VTS).

[11]  Vivek Chickermane,et al.  DfT architecture and ATPG for Interconnect tests of JEDEC Wide-I/O memory-on-logic die stacks , 2012, 2012 IEEE International Test Conference.

[12]  J. De Vos,et al.  Process related challenges for 3D face to face stacking test vehicles using a 40/50μm pitch CuSn microbump configuration , 2012, 2012 IEEE 14th Electronics Packaging Technology Conference (EPTC).

[13]  Erik Jan Marinissen,et al.  Testing TSV-based three-dimensional stacked ICs , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[14]  Erik Jan Marinissen,et al.  Test Data Volume Comparison: Monolithic vs. Modular SoC Testing , 2009, IEEE Design & Test of Computers.

[15]  Mario H. Konijnenburg,et al.  3D DfT architecture for pre-bond and post-bond testing , 2010, 2010 IEEE International 3D Systems Integration Conference (3DIC).

[16]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[17]  Jeongho Cho,et al.  Test and debug strategy for TSMC CoWoS™ stacking process based heterogeneous 3D IC: A silicon case study , 2013, 2013 IEEE International Test Conference (ITC).

[18]  Rodham E. Tulloss,et al.  The Test Access Port and Boundary Scan Architecture , 1990 .

[19]  Peter Ramm,et al.  Handbook of 3D integration : technology and applications of 3D integrated circuits , 2012 .

[20]  Mario H. Konijnenburg,et al.  Automation of 3D-DfT Insertion , 2011, 2011 Asian Test Symposium.