论文信息 - New multilevel inverter with reduction of switches and gate driver

New multilevel inverter with reduction of switches and gate driver

This paper presents a novel topology for symmetrical cascade multilevel converter. The proposed circuit consists of series connected sub multilevel converters units and it can generate DC voltage levels similar to other topologies. The proposed topology results in reduction of switches number, losses, installation area and converter cost. This converter has been used in a Dynamic Voltage Restorer (DVR). Simulation results carried out by MATLAB/SIMULINK show the voltage injection capability of converter and the efficiency of its controller in compensating voltage sag and swell.

Mohamad Reza Banaei | E. Salary

[1] J. Rodriguez,et al. Mixed Multicell Cascaded Multilevel Inverter , 2007, 2007 IEEE International Symposium on Industrial Electronics.

[2] F.Z. Peng,et al. Harmonics optimization of the voltage balancing control for multilevel converter/inverter systems , 2004, Conference Record of the 2004 IEEE Industry Applications Conference, 2004. 39th IAS Annual Meeting..

[3] Tamer H. Abdelhamid,et al. Selective harmonic elimination of new family of multilevel inverters using genetic algorithms , 2008 .

[4] Seyed Hossein Hosseini,et al. Verification of a new energy control strategy for dynamic voltage restorer by simulation , 2006, Simul. Model. Pract. Theory.

[5] Arindam Ghosh,et al. Critical load bus voltage control using DVR under system frequency variation , 2008 .

[6] Zhong Du,et al. Real-time computer control of a multilevel converter using the mathematical theory of resultants , 2003, Math. Comput. Simul..

[7] Fang Zheng Peng,et al. Multilevel inverters: a survey of topologies, controls, and applications , 2002, IEEE Trans. Ind. Electron..

[8] Hae-Kon Nam,et al. A novel switching strategy for improving modularity and manufacturability of cascaded-transformer-based multilevel inverters , 2005 .