Modeling and simulation of steady state and transient behaviors for emergent SoCs

We introduce a formal basis for viewing computer systems as mixed steady state and non-steady state (transient) behaviors to motivate novel design strategies resulting from simultaneous consideration of function, scheduling and architecture. We relate three design styles: hierarchical decomposition, static mapping and directed platform that have traditionally been separated. By considering them together, we argue that once a steady state system is mapped onto an architecture, the unused processing and communication power may be viewed as a platform for a transient system, ultimately resulting in more effective design approaches that ease the static mapping problem while still allowing for effective utilization of resources. Our simulation environment, frequency interleaving, mixes a formal and experimental approach as illustrated in an example.

[1]  Rajesh K. Gupta,et al.  Rate derivation and its applications to reactive, real-time embedded systems , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[2]  Hugo De Man,et al.  CoWare—A design environment for heterogeneous hardware/software systems , 1996, EURO-DAC '96/EURO-VHDL '96.

[3]  Petru Eles,et al.  Schedulability analysis for systems with data and control dependencies , 2000, Proceedings 12th Euromicro Conference on Real-Time Systems. Euromicro RTS 2000.

[4]  Bran Selic Turning clockwise: using UML in the real-time domain , 1999, CACM.

[5]  Wayne Wolf,et al.  Communication synthesis for distributed embedded systems , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[6]  Edward A. Lee,et al.  OVERVIEW OF THE PTOLEMY PROJECT JULY 6 , 1999 , 1999 .

[7]  Donald E. Thomas,et al.  A codesign virtual machine for hierarchical, balanced hardware/software system modeling , 2000, Proceedings 37th Design Automation Conference.

[8]  Gaetano Borriello,et al.  Communication synthesis for distributed embedded systems , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[9]  Luciano Lavagno,et al.  Hardware-software co-design of embedded systems: the POLIS approach , 1997 .

[10]  Giorgio Buttazzo,et al.  Hard Real-Time Computing Systems: Predictable Scheduling Algorithms and Applications , 1997 .

[11]  Hugo De Man,et al.  Operating system based software generation for systems-on-chip , 2000, Proceedings 37th Design Automation Conference.

[12]  Frank Vahid,et al.  SpecSyn: an environment supporting the specify-explore-refine paradigm for hardware/software system design , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[13]  W. Wolf,et al.  Hardware/software co-synthesis with memory hierarchies , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[14]  J. M. Paul,et al.  Modeling and evaluation of hardware/software designs , 2001, Ninth International Symposium on Hardware/Software Codesign. CODES 2001 (IEEE Cat. No.01TH8571).