Slicing Floorplans with Handling Symmetry and General Placement Constraints

Floorplan design is an essential step in physical design of VLSI circuits and its results directly determine the performance of the final packing. Existing floorplanners that use slicing floorplans are efficient in runtime and capable of getting a tight and regular packing, which can significantly improve the routability of placement result. Nevertheless, in order to obtain satisfactory floorplans for analog or mixed-signal circuits, a series of constraints should be considered during this stage, including symmetry, and other general constraints. And, most of these constraints have only been achieved by using non-slicing floorplanners in the present. In this paper, we will present a unified method based on polish expression representation to handle these constraints in slicing floorplans. Experimental results demonstrate that our approach is effective and feasible in solving the constraint-driven slicing floorplan problems.

[1]  Shyh-Chang Lin,et al.  Analog Placement Based on Novel Symmetry-Island Formulation , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[2]  Yao-Wen Chang,et al.  B*-trees: a new representation for non-slicing floorplans , 2000, Proceedings 37th Design Automation Conference.

[3]  Evangeline F. Y. Young,et al.  Slicing floorplans with range constraint , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Yao-Wen Chang,et al.  Heterogeneous B∗-trees for analog placement with symmetry and regularity considerations , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[5]  Hongxia Zhou,et al.  Congestion-oriented approach in placement for analog and mixed-signal circuits , 2013, Fifth Asia Symposium on Quality Electronic Design (ASQED 2013).

[6]  C. L. Liu,et al.  A New Algorithm for Floorplan Design , 1986, DAC 1986.

[7]  Yao-Wen Chang,et al.  Analog Placement Based on Symmetry-Island Formulation , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Takao Ito,et al.  Regularity-oriented analog placement with diffusion sharing and well island generation , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[9]  Florin Balasa,et al.  Symmetry within the sequence-pair representation in the context ofplacement for analog design , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Evangeline F. Y. Young,et al.  Slicing floorplans with boundary constraint , 1999, Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198).

[11]  Evangeline F. Y. Young,et al.  Slicing floorplans with boundary constraints , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Evangeline F. Y. Young,et al.  Slicing floorplan with clustering constraint , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Evangeline F. Y. Young,et al.  Slicing floorplans with range constraint , 1999, ISPD '99.

[14]  Evangeline F. Y. Young,et al.  Simultaneous Handling of Symmetry, Common Centroid, and General Placement Constraints , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Evangeline F. Y. Young,et al.  Slicing floorplans with pre-placed modules , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[16]  Chris Toumazou,et al.  Trade-Offs in Analog Circuit Design , 2002 .