Compositional design of isochronous systems

The synchronous modeling paradigm provides strong execution correctness guarantees to embedded system design while making minimal environmental assumptions. In most related frameworks, global execution correctness is achieved by ensuring endochrony: the insensitivity of (logical) time in the system from (real) time in the environment. Interestingly, endochrony can be statically checked, making it fast to ensure design correctness. Unfortunately, endochrony is not preserved by composition, making it difficult to exploit with component-based design concepts in mind. Compositionality can be achieved by weakening the objective of endochrony but at the cost of an exhaustive state-space exploration. This raise a tradeoff between performance and precision. Our aim is to balance it by proposing a formal design methodology that adheres to a weakened global design objective: the non-blocking composition of weakly endochronous processes, while preserving local endochrony objectives. This yields an ad-hoc yet cost- efficient approach to compositional synchronous modeling.

[1]  Nicolas Halbwachs,et al.  LUSTRE: A declarative language for programming synchronous systems* , 1987 .

[2]  Samson Abramsky,et al.  A Generalized Kahn Principle for Abstract Asynchronous Networks , 1989, Mathematical Foundations of Programming Semantics.

[3]  Loïc Besnard.  Compilation de SIGNAL : horloges, dépendances, environnement , 1992 .

[4]  Olivier Maffeis.  Ordonnancement de graphes de flots synchrones : application a la mise en oeuvre de signal , 1993 .

[5]  P. Caspi,et al.  Distributing reactive systems , 1994 .

[6]  Edward A. Lee,et al.  Ptolemy: A Framework for Simulating and Prototyping Heterogenous Systems , 2001, Int. J. Comput. Simul..

[7]  Stephen A. Edwards,et al.  The Synchronous Languages Twelve Years Later , 1997 .

[8]  P. Aubry.  Mises en oeuvre distribuees de programmes synchrones , 1997 .

[9]  Edward A. Lee,et al.  A framework for comparing models of computation , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Albert Benveniste,et al.  Compositionality in Dataflow Synchronous Languages: Specification and Distributed Code Generation , 2000, Inf. Comput..

[11]  Alberto L. Sangiovanni-Vincentelli,et al.  Theory of latency-insensitive design , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Éric Rutten,et al.  Formal verification of programs specified with signal: application to a power transformer station controller , 2001, Sci. Comput. Program..

[13]  Albert Benveniste,et al.  A Protocol for Loosely Time-Triggered Architectures , 2002, EMSOFT.

[14]  Jean-Christophe Le Lann,et al.  POLYCHRONY for System Design , 2003, J. Circuits Syst. Comput..

[15]  Sandeep K. Shukla,et al.  Polychrony for formal refinement-checking in a system-level design methodology , 2003, Third International Conference on Application of Concurrency to System Design, 2003. Proceedings..

[16]  Abdoulaye Gamatié,et al.  Synchronous modeling of avionics applications using the SIGNAL language , 2003, The 9th IEEE Real-Time and Embedded Technology and Applications Symposium, 2003. Proceedings..

[17]  Mario R. Casu,et al.  A new approach to latency insensitive design , 2004, Proceedings. 41st Design Automation Conference, 2004..

[18]  Benoît Caillaud,et al.  Concurrency in synchronous systems , 2004, Proceedings. Fourth International Conference on Application of Concurrency to System Design, 2004. ACSD 2004..

[19]  A. Girault.  A Survey of Automatic Distribution Method for Synchronous Programs , 2005 .

[20]  Benoît Caillaud,et al.  Compositional synthesis of latency-insensitive systems from multi-clocked synchronous specifications , 2005 .

[21]  Benoît Caillaud,et al.  Correct-by-construction asynchronous implementation of modular synchronous specifications , 2005, Fifth International Conference on Application of Concurrency to System Design (ACSD'05).

[22]  Jean-Pierre Talpin,et al.  From multi-clocked synchronous processes to latency-insensitive modules , 2005, EMSOFT.

[23]  Paul Le Guernic,et al.  An algebraic theory for behavioral modeling and protocol synthesis in system design , 2006, Formal Methods Syst. Des..

[24]  Stephen A. Edwards,et al.  SHIM: a deterministic model for heterogeneous embedded systems , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[25]  Marc Pouzet,et al.  Automatic rate desynchronization of embedded reactive programs , 2006, TECS.

[26]  Alexandre Yakovlev,et al.  Moving from Weakly Endochronous Systems to Delay-Insensitive Circuits , 2005, FMGALS@MEMOCODE.

[27]  Paul Le Guernic,et al.  Separate Compilation of Polychronous Specifications , 2008, Electron. Notes Theor. Comput. Sci..

[28]  Robert de Simone,et al.  From Concurrent Multi-clock Programs to Deterministic Asynchronous Implementations , 2009, 2009 Ninth International Conference on Application of Concurrency to System Design.

[29]  Robert de Simone,et al.  From Concurrent Multi-clock Programs to Deterministic Asynchronous Implementations , 2009, ACSD.