A Fast Extraction Algorithm for Defect-Free Subcrossbar in Nanoelectronic Crossbar

Due to the super scale, high defect density, and per-chip designing paradigm of emerging nanoelectronics, the runtime of the algorithms for defect-tolerant design is of vital importance from the perspective of practicability. In this article, an efficient and effective heuristic defect-free subcrossbar extraction algorithm is proposed which improves performance by mixing the heuristics from two state-of-the-art algorithms and then is speeded up significantly by considerably reducing the number of major loops. Compared with the current most effective algorithm that improves the solution quality (i.e., size of the defect-free subcrossbar obtained) at the cost of high time complexity O(n3), the time complexity of the proposed heuristic algorithm is proved to be O(n2). Using a large set of instances of various scales and defect densities, the simulation results show that the proposed algorithm can offer similar high-quality solutions as the current most effective algorithm while consuming much shorter runtimes (reduced to about 1/3 to 1/5) than the current most effective algorithm.

[1]  Bo Yuan,et al.  A low time complexity defect-tolerance algorithm for nanoelectronic crossbar , 2011, International Conference on Information Science and Technology.

[2]  G. Cerofolini,et al.  Realistic limits to computation , 2012 .

[3]  Klaudia Frankfurter Computers And Intractability A Guide To The Theory Of Np Completeness , 2016 .

[4]  Minsu Choi,et al.  Cost-driven repair optimization of reconfigurable nanowire crossbar systems with clustered defects , 2008, J. Syst. Archit..

[5]  S. S. Ravi,et al.  The Complexity of Near-Optimal Programmable Logic Array Folding , 1988, SIAM J. Comput..

[6]  Mehdi Baradaran Tahoori,et al.  Application-independent defect tolerance of reconfigurable nanoarchitectures , 2006, JETC.

[7]  Milind Dawande,et al.  On Bipartite and Multipartite Clique Problems , 2001, J. Algorithms.

[8]  Mehdi Baradaran Tahoori Low-overhead defect tolerance in crossbar nanoarchitectures , 2009, JETC.

[9]  George M. Church,et al.  Biclustering of Expression Data , 2000, ISMB.

[10]  D. Strukov,et al.  CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices , 2005 .

[11]  Chen Dong,et al.  Design and Evaluation of a Carbon Nanotube-Based Programmable Architecture , 2009, International Journal of Parallel Programming.

[12]  Erik H. Anderson,et al.  Nanoscale molecular-switch devices fabricated by imprint lithography , 2003 .

[13]  George Bourianoff,et al.  Boolean Logic and Alternative Information-Processing Devices , 2008, Computer.

[14]  Hao Yan,et al.  Programmable nanowire circuits for nanoprocessors , 2011, Nature.

[15]  Seth Copen Goldstein,et al.  NanoFabrics: spatial computing using molecular electronics , 2001, ISCA 2001.

[16]  George Bourianoff,et al.  Emerging Research Architectures , 2008, Computer.

[17]  H. Fatih Ugurdag,et al.  Defect-Aware Nanocrossbar Logic Mapping through Matrix Canonization Using Two-Dimensional Radix Sort , 2011, JETC.

[18]  André DeHon,et al.  Nanowire-based programmable architectures , 2005, JETC.

[19]  Ramesh Karri,et al.  Logic Mapping in Crossbar-Based Nanoarchitectures , 2009, IEEE Design & Test of Computers.

[20]  J. F. Stoddart,et al.  Nanoscale molecular-switch crossbar circuits , 2003 .

[21]  Tad Hogg,et al.  Defect-tolerant Logic with Nanoscale Crossbar Circuits , 2007, J. Electron. Test..

[22]  Michael T. Niemier,et al.  Defects and faults in QCA-based PLAs , 2009, JETC.

[23]  T. Hogg,et al.  Defect-tolerant adder circuits with nanoscale crossbars , 2006, IEEE Transactions on Nanotechnology.

[24]  Charles M. Lieber,et al.  Nanoelectronics from the bottom up. , 2007, Nature materials.

[25]  Lei Wang,et al.  Analysis of Defect Tolerance in Molecular Crossbar Electronics , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[26]  David S. Johnson,et al.  Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .

[27]  R. Stanley Williams,et al.  Nanoelectronic architectures , 2005 .

[28]  Mihalis Yannakakis,et al.  Node-Deletion Problems on Bipartite Graphs , 1981, SIAM J. Comput..

[29]  Gianfranco Cerofolini Realistic limits to computation I. Physical limits , 2006 .

[30]  Steven M. Nowick,et al.  ACM Journal on Emerging Technologies in Computing Systems , 2010, TODE.

[31]  Hossein Pedram,et al.  Defect and Variation Issues on Design Mapping of Reconfigurable Nanoscale Crossbars , 2010, 2010 IEEE Computer Society Annual Symposium on VLSI.

[32]  Scott Hauck,et al.  The Future of Integrated Circuits: A Survey of Nanoelectronics , 2010, Proceedings of the IEEE.

[33]  Gianfranco Cerofolini,et al.  Realistic limits to computation. II. The technological side , 2006 .

[34]  Charles M. Lieber,et al.  Carbon nanotube-based nonvolatile random access memory for molecular computing , 2000, Science.

[35]  Dhiraj K. Pradhan,et al.  A Defect Tolerance Scheme for Nanotechnology Circuits , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[36]  André DeHon,et al.  Seven strategies for tolerating highly defective fabrication , 2005, IEEE Design & Test of Computers.

[37]  Mehdi Baradaran Tahoori,et al.  Variation tolerant logic mapping for crossbar array nano architectures , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).