On reducing transition counts in sign detection circuits

An approach to reducing the average number of signal transitions in the networks for sign-detection and comparison of magnitudes is evaluated at the gate level. We implemented the circuit in 0.6 micron CMOS technology, and performed simulations to substantiate the claims of reducing total power consumption, with little penalty on speed or size. The simulation verifies that the approach significantly reduces the average number of transitions.

[1]  K. Keutzer,et al.  The impact of CAD on the design of low power digital circuits , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[2]  M.D. Ercegovac,et al.  Sign detection and comparison networks with a small number of transitions , 1995, Proceedings of the 12th Symposium on Computer Arithmetic.

[3]  Milos D. Ercegovac,et al.  Reducing transition counts in arithmetic circuits , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[4]  M. Horowitz,et al.  Low-power digital design , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.